Commit eb9fa767 authored by Matthias Brugger's avatar Matthias Brugger Committed by Matthias Brugger
Browse files

soc: mediatek: pm-domains: Add support for mt8183 



Add the needed board data to support mt8183 SoC.

Signed-off-by: default avatarMatthias Brugger <mbrugger@suse.com>
Signed-off-by: default avatarEnric Balletbo i Serra <enric.balletbo@collabora.com>
Link: https://lore.kernel.org/r/20201030113622.201188-12-enric.balletbo@collabora.com


Signed-off-by: default avatarMatthias Brugger <matthias.bgg@gmail.com>
parent 1d4597fa

drivers/soc/mediatek/mt8183-pm-domains.h

0 → 100644
+221 −0
Original line number Diff line number Diff line 
/* SPDX-License-Identifier: GPL-2.0-only */



#ifndef __SOC_MEDIATEK_MT8183_PM_DOMAINS_H

#define __SOC_MEDIATEK_MT8183_PM_DOMAINS_H



#include "mtk-pm-domains.h"

#include <dt-bindings/power/mt8183-power.h>



/*

 * MT8183 power domain support

 */



static const struct scpsys_domain_data scpsys_domain_data_mt8183[] = {

	[MT8183_POWER_DOMAIN_AUDIO] = {

		.sta_mask = PWR_STATUS_AUDIO,

		.ctl_offs = 0x0314,

		.sram_pdn_bits = GENMASK(11, 8),

		.sram_pdn_ack_bits = GENMASK(15, 12),

	},

	[MT8183_POWER_DOMAIN_CONN] = {

		.sta_mask = PWR_STATUS_CONN,

		.ctl_offs = 0x032c,

		.sram_pdn_bits = 0,

		.sram_pdn_ack_bits = 0,

		.bp_infracfg = {

			BUS_PROT_WR(MT8183_TOP_AXI_PROT_EN_CONN, MT8183_TOP_AXI_PROT_EN_SET,

				    MT8183_TOP_AXI_PROT_EN_CLR, MT8183_TOP_AXI_PROT_EN_STA1),

		},

	},

	[MT8183_POWER_DOMAIN_MFG_ASYNC] = {

		.sta_mask = PWR_STATUS_MFG_ASYNC,

		.ctl_offs = 0x0334,

		.sram_pdn_bits = 0,

		.sram_pdn_ack_bits = 0,

	},

	[MT8183_POWER_DOMAIN_MFG] = {

		.sta_mask = PWR_STATUS_MFG,

		.ctl_offs = 0x0338,

		.sram_pdn_bits = GENMASK(8, 8),

		.sram_pdn_ack_bits = GENMASK(12, 12),

	},

	[MT8183_POWER_DOMAIN_MFG_CORE0] = {

		.sta_mask = BIT(7),

		.ctl_offs = 0x034c,

		.sram_pdn_bits = GENMASK(8, 8),

		.sram_pdn_ack_bits = GENMASK(12, 12),

	},

	[MT8183_POWER_DOMAIN_MFG_CORE1] = {

		.sta_mask = BIT(20),

		.ctl_offs = 0x0310,

		.sram_pdn_bits = GENMASK(8, 8),

		.sram_pdn_ack_bits = GENMASK(12, 12),

	},

	[MT8183_POWER_DOMAIN_MFG_2D] = {

		.sta_mask = PWR_STATUS_MFG_2D,

		.ctl_offs = 0x0348,

		.sram_pdn_bits = GENMASK(8, 8),

		.sram_pdn_ack_bits = GENMASK(12, 12),

		.bp_infracfg = {

			BUS_PROT_WR(MT8183_TOP_AXI_PROT_EN_1_MFG, MT8183_TOP_AXI_PROT_EN_1_SET,

				    MT8183_TOP_AXI_PROT_EN_1_CLR, MT8183_TOP_AXI_PROT_EN_STA1_1),

			BUS_PROT_WR(MT8183_TOP_AXI_PROT_EN_MFG, MT8183_TOP_AXI_PROT_EN_SET,

				    MT8183_TOP_AXI_PROT_EN_CLR, MT8183_TOP_AXI_PROT_EN_STA1),

		},

	},

	[MT8183_POWER_DOMAIN_DISP] = {

		.sta_mask = PWR_STATUS_DISP,

		.ctl_offs = 0x030c,

		.sram_pdn_bits = GENMASK(8, 8),

		.sram_pdn_ack_bits = GENMASK(12, 12),

		.bp_infracfg = {

			BUS_PROT_WR(MT8183_TOP_AXI_PROT_EN_1_DISP, MT8183_TOP_AXI_PROT_EN_1_SET,

				    MT8183_TOP_AXI_PROT_EN_1_CLR, MT8183_TOP_AXI_PROT_EN_STA1_1),

			BUS_PROT_WR(MT8183_TOP_AXI_PROT_EN_DISP, MT8183_TOP_AXI_PROT_EN_SET,

				    MT8183_TOP_AXI_PROT_EN_CLR, MT8183_TOP_AXI_PROT_EN_STA1),

		},

		.bp_smi = {

			BUS_PROT_WR(MT8183_SMI_COMMON_SMI_CLAMP_DISP,

				    MT8183_SMI_COMMON_CLAMP_EN_SET,

				    MT8183_SMI_COMMON_CLAMP_EN_CLR,

				    MT8183_SMI_COMMON_CLAMP_EN),

		},

	},

	[MT8183_POWER_DOMAIN_CAM] = {

		.sta_mask = BIT(25),

		.ctl_offs = 0x0344,

		.sram_pdn_bits = GENMASK(9, 8),

		.sram_pdn_ack_bits = GENMASK(13, 12),

		.bp_infracfg = {

			BUS_PROT_WR(MT8183_TOP_AXI_PROT_EN_MM_CAM, MT8183_TOP_AXI_PROT_EN_MM_SET,

				    MT8183_TOP_AXI_PROT_EN_MM_CLR, MT8183_TOP_AXI_PROT_EN_MM_STA1),

			BUS_PROT_WR(MT8183_TOP_AXI_PROT_EN_CAM, MT8183_TOP_AXI_PROT_EN_SET,

				    MT8183_TOP_AXI_PROT_EN_CLR, MT8183_TOP_AXI_PROT_EN_STA1),

			BUS_PROT_WR_IGN(MT8183_TOP_AXI_PROT_EN_MM_CAM_2ND,

					MT8183_TOP_AXI_PROT_EN_MM_SET,

					MT8183_TOP_AXI_PROT_EN_MM_CLR,

					MT8183_TOP_AXI_PROT_EN_MM_STA1),

		},

		.bp_smi = {

			BUS_PROT_WR(MT8183_SMI_COMMON_SMI_CLAMP_CAM,

				    MT8183_SMI_COMMON_CLAMP_EN_SET,

				    MT8183_SMI_COMMON_CLAMP_EN_CLR,

				    MT8183_SMI_COMMON_CLAMP_EN),

		},

	},

	[MT8183_POWER_DOMAIN_ISP] = {

		.sta_mask = PWR_STATUS_ISP,

		.ctl_offs = 0x0308,

		.sram_pdn_bits = GENMASK(9, 8),

		.sram_pdn_ack_bits = GENMASK(13, 12),

		.bp_infracfg = {

			BUS_PROT_WR(MT8183_TOP_AXI_PROT_EN_MM_ISP,

				    MT8183_TOP_AXI_PROT_EN_MM_SET,

				    MT8183_TOP_AXI_PROT_EN_MM_CLR,

				    MT8183_TOP_AXI_PROT_EN_MM_STA1),

			BUS_PROT_WR_IGN(MT8183_TOP_AXI_PROT_EN_MM_ISP_2ND,

					MT8183_TOP_AXI_PROT_EN_MM_SET,

					MT8183_TOP_AXI_PROT_EN_MM_CLR,

					MT8183_TOP_AXI_PROT_EN_MM_STA1),

		},

		.bp_smi = {

			BUS_PROT_WR(MT8183_SMI_COMMON_SMI_CLAMP_ISP,

				    MT8183_SMI_COMMON_CLAMP_EN_SET,

				    MT8183_SMI_COMMON_CLAMP_EN_CLR,

				    MT8183_SMI_COMMON_CLAMP_EN),

		},

	},

	[MT8183_POWER_DOMAIN_VDEC] = {

		.sta_mask = BIT(31),

		.ctl_offs = 0x0300,

		.sram_pdn_bits = GENMASK(8, 8),

		.sram_pdn_ack_bits = GENMASK(12, 12),

		.bp_smi = {

			BUS_PROT_WR(MT8183_SMI_COMMON_SMI_CLAMP_VDEC,

				    MT8183_SMI_COMMON_CLAMP_EN_SET,

				    MT8183_SMI_COMMON_CLAMP_EN_CLR,

				    MT8183_SMI_COMMON_CLAMP_EN),

		},

	},

	[MT8183_POWER_DOMAIN_VENC] = {

		.sta_mask = PWR_STATUS_VENC,

		.ctl_offs = 0x0304,

		.sram_pdn_bits = GENMASK(11, 8),

		.sram_pdn_ack_bits = GENMASK(15, 12),

		.bp_smi = {

			BUS_PROT_WR(MT8183_SMI_COMMON_SMI_CLAMP_VENC,

				    MT8183_SMI_COMMON_CLAMP_EN_SET,

				    MT8183_SMI_COMMON_CLAMP_EN_CLR,

				    MT8183_SMI_COMMON_CLAMP_EN),

		},

	},

	[MT8183_POWER_DOMAIN_VPU_TOP] = {

		.sta_mask = BIT(26),

		.ctl_offs = 0x0324,

		.sram_pdn_bits = GENMASK(8, 8),

		.sram_pdn_ack_bits = GENMASK(12, 12),

		.bp_infracfg = {

			BUS_PROT_WR(MT8183_TOP_AXI_PROT_EN_MM_VPU_TOP,

				    MT8183_TOP_AXI_PROT_EN_MM_SET,

				    MT8183_TOP_AXI_PROT_EN_MM_CLR,

				    MT8183_TOP_AXI_PROT_EN_MM_STA1),

			BUS_PROT_WR(MT8183_TOP_AXI_PROT_EN_VPU_TOP,

				    MT8183_TOP_AXI_PROT_EN_SET,

				    MT8183_TOP_AXI_PROT_EN_CLR,

				    MT8183_TOP_AXI_PROT_EN_STA1),

			BUS_PROT_WR(MT8183_TOP_AXI_PROT_EN_MM_VPU_TOP_2ND,

				    MT8183_TOP_AXI_PROT_EN_MM_SET,

				    MT8183_TOP_AXI_PROT_EN_MM_CLR,

				    MT8183_TOP_AXI_PROT_EN_MM_STA1),

		},

		.bp_smi = {

			BUS_PROT_WR(MT8183_SMI_COMMON_SMI_CLAMP_VPU_TOP,

				    MT8183_SMI_COMMON_CLAMP_EN_SET,

				    MT8183_SMI_COMMON_CLAMP_EN_CLR,

				    MT8183_SMI_COMMON_CLAMP_EN),

		},

	},

	[MT8183_POWER_DOMAIN_VPU_CORE0] = {

		.sta_mask = BIT(27),

		.ctl_offs = 0x33c,

		.sram_pdn_bits = GENMASK(11, 8),

		.sram_pdn_ack_bits = GENMASK(13, 12),

		.bp_infracfg = {

			BUS_PROT_WR(MT8183_TOP_AXI_PROT_EN_MCU_VPU_CORE0,

				    MT8183_TOP_AXI_PROT_EN_MCU_SET,

				    MT8183_TOP_AXI_PROT_EN_MCU_CLR,

				    MT8183_TOP_AXI_PROT_EN_MCU_STA1),

			BUS_PROT_WR(MT8183_TOP_AXI_PROT_EN_MCU_VPU_CORE0_2ND,

				    MT8183_TOP_AXI_PROT_EN_MCU_SET,

				    MT8183_TOP_AXI_PROT_EN_MCU_CLR,

				    MT8183_TOP_AXI_PROT_EN_MCU_STA1),

		},

		.caps = MTK_SCPD_SRAM_ISO,

	},

	[MT8183_POWER_DOMAIN_VPU_CORE1] = {

		.sta_mask = BIT(28),

		.ctl_offs = 0x0340,

		.sram_pdn_bits = GENMASK(11, 8),

		.sram_pdn_ack_bits = GENMASK(13, 12),

		.bp_infracfg = {

			BUS_PROT_WR(MT8183_TOP_AXI_PROT_EN_MCU_VPU_CORE1,

				    MT8183_TOP_AXI_PROT_EN_MCU_SET,

				    MT8183_TOP_AXI_PROT_EN_MCU_CLR,

				    MT8183_TOP_AXI_PROT_EN_MCU_STA1),

			BUS_PROT_WR(MT8183_TOP_AXI_PROT_EN_MCU_VPU_CORE1_2ND,

				    MT8183_TOP_AXI_PROT_EN_MCU_SET,

				    MT8183_TOP_AXI_PROT_EN_MCU_CLR,

				    MT8183_TOP_AXI_PROT_EN_MCU_STA1),

		},

		.caps = MTK_SCPD_SRAM_ISO,

	},

};



static const struct scpsys_soc_data mt8183_scpsys_data = {

	.domains_data = scpsys_domain_data_mt8183,

	.num_domains = ARRAY_SIZE(scpsys_domain_data_mt8183),

	.pwr_sta_offs = 0x0180,

	.pwr_sta2nd_offs = 0x0184

};



#endif /* __SOC_MEDIATEK_MT8183_PM_DOMAINS_H */

drivers/soc/mediatek/mtk-pm-domains.c

+5 −0
Original line number Diff line number Diff line
@@ -16,6 +16,7 @@ 
#include <linux/soc/mediatek/infracfg.h>



#include "mt8173-pm-domains.h"

#include "mt8183-pm-domains.h"



#define MTK_POLL_DELAY_US		10

#define MTK_POLL_TIMEOUT		USEC_PER_SEC
@@ -505,6 +506,10 @@ static const struct of_device_id scpsys_of_match[] = { 
		.compatible = "mediatek,mt8173-power-controller",

		.data = &mt8173_scpsys_data,

	},

	{

		.compatible = "mediatek,mt8183-power-controller",

		.data = &mt8183_scpsys_data,

	},

	{ }

};

drivers/soc/mediatek/mtk-pm-domains.h

+1 −0
Original line number Diff line number Diff line
@@ -22,6 +22,7 @@ 
#define SPM_PWR_STATUS			0x060c

#define SPM_PWR_STATUS_2ND		0x0610



#define PWR_STATUS_CONN			BIT(1)

#define PWR_STATUS_DISP			BIT(3)

#define PWR_STATUS_MFG			BIT(4)

#define PWR_STATUS_ISP			BIT(5)

include/linux/soc/mediatek/infracfg.h

+46 −0
Original line number Diff line number Diff line
@@ -2,6 +2,52 @@ 
#ifndef __SOC_MEDIATEK_INFRACFG_H

#define __SOC_MEDIATEK_INFRACFG_H



#define MT8183_TOP_AXI_PROT_EN_STA1			0x228

#define MT8183_TOP_AXI_PROT_EN_STA1_1			0x258

#define MT8183_TOP_AXI_PROT_EN_SET			0x2a0

#define MT8183_TOP_AXI_PROT_EN_CLR			0x2a4

#define MT8183_TOP_AXI_PROT_EN_1_SET			0x2a8

#define MT8183_TOP_AXI_PROT_EN_1_CLR			0x2ac

#define MT8183_TOP_AXI_PROT_EN_MCU_SET			0x2c4

#define MT8183_TOP_AXI_PROT_EN_MCU_CLR			0x2c8

#define MT8183_TOP_AXI_PROT_EN_MCU_STA1			0x2e4

#define MT8183_TOP_AXI_PROT_EN_MM_SET			0x2d4

#define MT8183_TOP_AXI_PROT_EN_MM_CLR			0x2d8

#define MT8183_TOP_AXI_PROT_EN_MM_STA1			0x2ec



#define MT8183_TOP_AXI_PROT_EN_DISP			(BIT(10) | BIT(11))

#define MT8183_TOP_AXI_PROT_EN_CONN			(BIT(13) | BIT(14))

#define MT8183_TOP_AXI_PROT_EN_MFG			(BIT(21) | BIT(22))

#define MT8183_TOP_AXI_PROT_EN_CAM			BIT(28)

#define MT8183_TOP_AXI_PROT_EN_VPU_TOP			BIT(27)

#define MT8183_TOP_AXI_PROT_EN_1_DISP			(BIT(16) | BIT(17))

#define MT8183_TOP_AXI_PROT_EN_1_MFG			GENMASK(21, 19)

#define MT8183_TOP_AXI_PROT_EN_MM_ISP			(BIT(3) | BIT(8))

#define MT8183_TOP_AXI_PROT_EN_MM_ISP_2ND		BIT(10)

#define MT8183_TOP_AXI_PROT_EN_MM_CAM			(BIT(4) | BIT(5) | \

							 BIT(9) | BIT(13))

#define MT8183_TOP_AXI_PROT_EN_MM_VPU_TOP		(GENMASK(9, 6) | \

							 BIT(12))

#define MT8183_TOP_AXI_PROT_EN_MM_VPU_TOP_2ND		(BIT(10) | BIT(11))

#define MT8183_TOP_AXI_PROT_EN_MM_CAM_2ND		BIT(11)

#define MT8183_TOP_AXI_PROT_EN_MCU_VPU_CORE0_2ND	(BIT(0) | BIT(2) | \

							 BIT(4))

#define MT8183_TOP_AXI_PROT_EN_MCU_VPU_CORE1_2ND	(BIT(1) | BIT(3) | \

							 BIT(5))

#define MT8183_TOP_AXI_PROT_EN_MCU_VPU_CORE0		BIT(6)

#define MT8183_TOP_AXI_PROT_EN_MCU_VPU_CORE1		BIT(7)



#define MT8183_SMI_COMMON_CLAMP_EN			0x3c0

#define MT8183_SMI_COMMON_CLAMP_EN_SET			0x3c4

#define MT8183_SMI_COMMON_CLAMP_EN_CLR			0x3c8



#define MT8183_SMI_COMMON_SMI_CLAMP_DISP		GENMASK(7, 0)

#define MT8183_SMI_COMMON_SMI_CLAMP_VENC		BIT(1)

#define MT8183_SMI_COMMON_SMI_CLAMP_ISP			BIT(2)

#define MT8183_SMI_COMMON_SMI_CLAMP_CAM			(BIT(3) | BIT(4))

#define MT8183_SMI_COMMON_SMI_CLAMP_VPU_TOP		(BIT(5) | BIT(6))

#define MT8183_SMI_COMMON_SMI_CLAMP_VDEC		BIT(7)



#define MT8173_TOP_AXI_PROT_EN_MCI_M2		BIT(0)

#define MT8173_TOP_AXI_PROT_EN_MM_M0		BIT(1)

#define MT8173_TOP_AXI_PROT_EN_MM_M1		BIT(2)