Commit e84cf8f0 authored by Cyrille Pitchen's avatar Cyrille Pitchen Committed by Wolfram Sang
Browse files

i2c: at91: use BIT() macro to define register bits 



This patch just fixes typo before applying later patches which will use
register bits with index above 16.

Signed-off-by: default avatarCyrille Pitchen <cyrille.pitchen@atmel.com>
Acked-by: default avatarLudovic Desroches <ludovic.desroches@atmel.com>
Signed-off-by: default avatarWolfram Sang <wsa@the-dreams.de>
parent 93563a6a

drivers/i2c/busses/i2c-at91.c

+15 −14
Original line number Diff line number Diff line
@@ -41,29 +41,30 @@ 


/* AT91 TWI register definitions */

#define	AT91_TWI_CR		0x0000	/* Control Register */

#define	AT91_TWI_START		0x0001	/* Send a Start Condition */

#define	AT91_TWI_STOP		0x0002	/* Send a Stop Condition */

#define	AT91_TWI_MSEN		0x0004	/* Master Transfer Enable */

#define	AT91_TWI_SVDIS		0x0020	/* Slave Transfer Disable */

#define	AT91_TWI_QUICK		0x0040	/* SMBus quick command */

#define	AT91_TWI_SWRST		0x0080	/* Software Reset */

#define	AT91_TWI_START		BIT(0)	/* Send a Start Condition */

#define	AT91_TWI_STOP		BIT(1)	/* Send a Stop Condition */

#define	AT91_TWI_MSEN		BIT(2)	/* Master Transfer Enable */

#define	AT91_TWI_MSDIS		BIT(3)	/* Master Transfer Disable */

#define	AT91_TWI_SVEN		BIT(4)	/* Slave Transfer Enable */

#define	AT91_TWI_SVDIS		BIT(5)	/* Slave Transfer Disable */

#define	AT91_TWI_QUICK		BIT(6)	/* SMBus quick command */

#define	AT91_TWI_SWRST		BIT(7)	/* Software Reset */



#define	AT91_TWI_MMR		0x0004	/* Master Mode Register */

#define	AT91_TWI_IADRSZ_1	0x0100	/* Internal Device Address Size */

#define	AT91_TWI_MREAD		0x1000	/* Master Read Direction */

#define	AT91_TWI_MREAD		BIT(12)	/* Master Read Direction */



#define	AT91_TWI_IADR		0x000c	/* Internal Address Register */



#define	AT91_TWI_CWGR		0x0010	/* Clock Waveform Generator Reg */



#define	AT91_TWI_SR		0x0020	/* Status Register */

#define	AT91_TWI_TXCOMP		0x0001	/* Transmission Complete */

#define	AT91_TWI_RXRDY		0x0002	/* Receive Holding Register Ready */

#define	AT91_TWI_TXRDY		0x0004	/* Transmit Holding Register Ready */



#define	AT91_TWI_OVRE		0x0040	/* Overrun Error */

#define	AT91_TWI_UNRE		0x0080	/* Underrun Error */

#define	AT91_TWI_NACK		0x0100	/* Not Acknowledged */

#define	AT91_TWI_TXCOMP		BIT(0)	/* Transmission Complete */

#define	AT91_TWI_RXRDY		BIT(1)	/* Receive Holding Register Ready */

#define	AT91_TWI_TXRDY		BIT(2)	/* Transmit Holding Register Ready */

#define	AT91_TWI_OVRE		BIT(6)	/* Overrun Error */

#define	AT91_TWI_UNRE		BIT(7)	/* Underrun Error */

#define	AT91_TWI_NACK		BIT(8)	/* Not Acknowledged */



#define	AT91_TWI_INT_MASK \

	(AT91_TWI_TXCOMP | AT91_TWI_RXRDY | AT91_TWI_TXRDY | AT91_TWI_NACK)