Commit e15a5365 authored by Joakim Zhang's avatar Joakim Zhang Committed by Arnaldo Carvalho de Melo
Browse files

perf vendor events: Add JSON metrics for imx8mm DDR Perf



Add JSON metrics for imx8mm DDR Perf.

Signed-off-by: default avatarJoakim Zhang <qiangqing.zhang@nxp.com>
Acked-by: default avatarKajol Jain <kjain@linux.ibm.com>
Cc: Alexander Shishkin <alexander.shishkin@linux.intel.com>
Cc: Andi Kleen <ak@linux.intel.com>
Cc: Ian Rogers <irogers@google.com>
Cc: Jiri Olsa <jolsa@redhat.com>
Cc: John Garry <john.garry@huawei.com>
Cc: Kan Liang <kan.liang@linux.intel.com>
Cc: Kim Phillips <kim.phillips@amd.com>
Cc: Leo Yan <leo.yan@linaro.org>
Cc: Mark Rutland <mark.rutland@arm.com>
Cc: Mathieu Poirier <mathieu.poirier@linaro.org>
Cc: Namhyung Kim <namhyung@kernel.org>
Cc: Peter Zijlstra <peterz@infradead.org>
Cc: Shaokun Zhang <zhangshaokun@hisilicon.com>
Cc: Will Deacon <will@kernel.org>
Cc: linux-arm-kernel@lists.infradead.org
Cc: linuxarm@huawei.com
Signed-off-by: default avatarJohn Garry <john.garry@huawei.com>
Link: http://lore.kernel.org/lkml/1607080216-36968-11-git-send-email-john.garry@huawei.com


Signed-off-by: default avatarArnaldo Carvalho de Melo <acme@redhat.com>
parent be335ec2
Loading
Loading
Loading
Loading
+39 −0
Original line number Diff line number Diff line
[
   {
           "BriefDescription": "ddr cycles event",
           "EventCode": "0x00",
           "EventName": "imx8mm_ddr.cycles",
           "Unit": "imx8_ddr",
           "Compat": "i.MX8MM"
   },
   {
           "BriefDescription": "ddr read-cycles event",
           "EventCode": "0x2a",
           "EventName": "imx8mm_ddr.read_cycles",
           "Unit": "imx8_ddr",
           "Compat": "i.MX8MM"
   },
   {
           "BriefDescription": "ddr write-cycles event",
           "EventCode": "0x2b",
           "EventName": "imx8mm_ddr.write_cycles",
           "Unit": "imx8_ddr",
           "Compat": "i.MX8MM"
   },
   {
           "BriefDescription": "ddr read event",
           "EventCode": "0x35",
           "EventName": "imx8mm_ddr.read",
           "Unit": "imx8_ddr",
           "Compat": "i.MX8MM"
   },
   {
           "BriefDescription": "ddr write event",
           "EventCode": "0x38",
           "EventName": "imx8mm_ddr.write",
           "Unit": "imx8_ddr",
           "Compat": "i.MX8MM"
   }
]

+18 −0
Original line number Diff line number Diff line
[
   {
	    "BriefDescription": "bytes all masters read from ddr based on read-cycles event",
	    "MetricName": "imx8mm_ddr_read.all",
	    "MetricExpr": "imx8mm_ddr.read_cycles * 4 * 4",
	    "ScaleUnit": "9.765625e-4KB",
	    "Unit": "imx8_ddr",
	    "Compat": "i.MX8MM"
    },
   {
	    "BriefDescription": "bytes all masters write to ddr based on write-cycles event",
	    "MetricName": "imx8mm_ddr_write.all",
	    "MetricExpr": "imx8mm_ddr.write_cycles * 4 * 4",
	    "ScaleUnit": "9.765625e-4KB",
	    "Unit": "imx8_ddr",
	    "Compat": "i.MX8MM"
    }
]
+2 −0
Original line number Diff line number Diff line
@@ -281,6 +281,8 @@ static struct map {
	{ "hisi_sccl,ddrc", "hisi_sccl,ddrc" },
	{ "hisi_sccl,hha", "hisi_sccl,hha" },
	{ "hisi_sccl,l3c", "hisi_sccl,l3c" },
	/* it's not realistic to keep adding these, we need something more scalable ... */
	{ "imx8_ddr", "imx8_ddr" },
	{ "L3PMC", "amd_l3" },
	{ "DFPMC", "amd_df" },
	{}