Commit d0637f7a authored by Daniele Ceraolo Spurio's avatar Daniele Ceraolo Spurio Committed by Chris Wilson
Browse files

drm/i915/guc: do not dump execlists state with GuC submission 



GuC owns the execlists state and the context IDs used for submission, so
the status of the ports and the CSB entries are not something we control
or can decode from the i915 side, therefore we can avoid dumping it. A
follow-up patch will also stop setting the csb pointers when using GuC
submission.

GuC dumps all the required events in the GuC logs when verbosity is set
high enough.

Signed-off-by: default avatarDaniele Ceraolo Spurio <daniele.ceraolospurio@intel.com>
Cc: John Harrison <John.C.Harrison@Intel.com>
Cc: Matthew Brost <matthew.brost@intel.com>
Reviewed-by: default avatarChris Wilson <chris@chris-wilson.co.uk>
Signed-off-by: default avatarChris Wilson <chris@chris-wilson.co.uk>
Link: https://patchwork.freedesktop.org/patch/msgid/20210113021236.8164-3-daniele.ceraolospurio@intel.com
parent 7e5299ce

drivers/gpu/drm/i915/gt/intel_engine_cs.c

+3 −1
Original line number Diff line number Diff line
@@ -1470,7 +1470,9 @@ static void intel_engine_print_registers(struct intel_engine_cs *engine, 
		drm_printf(m, "\tIPEHR: 0x%08x\n", ENGINE_READ(engine, IPEHR));

	}



	if (HAS_EXECLISTS(dev_priv)) {

	if (intel_engine_in_guc_submission_mode(engine)) {

		/* nothing to print yet */

	} else if (HAS_EXECLISTS(dev_priv)) {

		struct i915_request * const *port, *rq;

		const u32 *hws =

			&engine->status_page.addr[I915_HWS_CSB_BUF0_INDEX];