Commit cadddc89 authored by Prabhjot Khurana's avatar Prabhjot Khurana Committed by Herbert Xu
Browse files

dt-bindings: crypto: Add Keem Bay ECC bindings 



Add Keem Bay Offload and Crypto Subsystem (OCS) Elliptic Curve
Cryptography (ECC) device tree bindings.

Signed-off-by: default avatarPrabhjot Khurana <prabhjot.khurana@intel.com>
Signed-off-by: default avatarDaniele Alessandrelli <daniele.alessandrelli@intel.com>
Reviewed-by: default avatarRob Herring <robh@kernel.org>
Signed-off-by: default avatarHerbert Xu <herbert@gondor.apana.org.au>
parent eaffe377

Documentation/devicetree/bindings/crypto/intel,keembay-ocs-ecc.yaml

0 → 100644
+47 −0
Original line number Diff line number Diff line 
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)

%YAML 1.2

---

$id: http://devicetree.org/schemas/crypto/intel,keembay-ocs-ecc.yaml#

$schema: http://devicetree.org/meta-schemas/core.yaml#



title: Intel Keem Bay OCS ECC Device Tree Bindings



maintainers:

  - Daniele Alessandrelli <daniele.alessandrelli@intel.com>

  - Prabhjot Khurana <prabhjot.khurana@intel.com>



description:

  The Intel Keem Bay Offload and Crypto Subsystem (OCS) Elliptic Curve

  Cryptography (ECC) device provides hardware acceleration for elliptic curve

  cryptography using the NIST P-256 and NIST P-384 elliptic curves.



properties:

  compatible:

    const: intel,keembay-ocs-ecc



  reg:

    maxItems: 1



  interrupts:

    maxItems: 1



  clocks:

    maxItems: 1



required:

  - compatible

  - reg

  - interrupts

  - clocks



additionalProperties: false



examples:

  - |

    #include <dt-bindings/interrupt-controller/arm-gic.h>

    crypto@30001000 {

      compatible = "intel,keembay-ocs-ecc";

      reg = <0x30001000 0x1000>;

      interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;

      clocks = <&scmi_clk 95>;

    };

MAINTAINERS

+7 −0
Original line number Diff line number Diff line
@@ -9512,6 +9512,13 @@ F: drivers/crypto/keembay/keembay-ocs-aes-core.c 
F:	drivers/crypto/keembay/ocs-aes.c

F:	drivers/crypto/keembay/ocs-aes.h









INTEL KEEM BAY OCS ECC CRYPTO DRIVER









M:	Daniele Alessandrelli <daniele.alessandrelli@intel.com>









M:	Prabhjot Khurana <prabhjot.khurana@intel.com>









M:	Mark Gross <mgross@linux.intel.com>









S:	Maintained









F:	Documentation/devicetree/bindings/crypto/intel,keembay-ocs-ecc.yaml

















INTEL KEEM BAY OCS HCU CRYPTO DRIVER









M:	Daniele Alessandrelli <daniele.alessandrelli@intel.com>









M:	Declan Murphy <declan.murphy@intel.com>