Commit c8b404fb authored by Rafał Miłecki's avatar Rafał Miłecki Committed by Florian Fainelli
Browse files

arm64: dts: broadcom: bcm4908: add BCM4906 Netgear R8000P DTS files 



Netgear R8000P is home router based on BCM4906 that is a cheaper variant
of BCM4908 (e.g. 2 cores instead of 4).

Signed-off-by: default avatarRafał Miłecki <rafal@milecki.pl>
Signed-off-by: default avatarFlorian Fainelli <f.fainelli@gmail.com>
parent abe533d9

arch/arm64/boot/dts/broadcom/bcm4908/Makefile

+1 −0
Original line number Diff line number Diff line 
# SPDX-License-Identifier: GPL-2.0

dtb-$(CONFIG_ARCH_BCM4908) += bcm4906-netgear-r8000p.dtb

dtb-$(CONFIG_ARCH_BCM4908) += bcm4908-asus-gt-ac5300.dtb

arch/arm64/boot/dts/broadcom/bcm4908/bcm4906-netgear-r8000p.dts

0 → 100644
+52 −0
Original line number Diff line number Diff line 
// SPDX-License-Identifier: GPL-2.0-or-later OR MIT



#include <dt-bindings/gpio/gpio.h>

#include <dt-bindings/input/input.h>

#include <dt-bindings/leds/common.h>



#include "bcm4906.dtsi"



/ {

	compatible = "netgear,r8000p", "brcm,bcm4906", "brcm,bcm4908";

	model = "Netgear R8000P";



	memory@0 {

		device_type = "memory";

		reg = <0x00 0x00 0x00 0x20000000>;

	};



	leds {

		compatible = "gpio-leds";



		wps {

			function = LED_FUNCTION_WPS;

			color = <LED_COLOR_ID_WHITE>;

			gpios = <&gpio0 10 GPIO_ACTIVE_LOW>;

		};

	};

};



&nandcs {

	nand-ecc-strength = <4>;

	nand-ecc-step-size = <512>;

	nand-on-flash-bbt;



	#address-cells = <1>;

	#size-cells = <0>;



	partitions {

		compatible = "fixed-partitions";

		#address-cells = <1>;

		#size-cells = <1>;



		partition@0 {

			label = "cferom";

			reg = <0x0 0x100000>;

		};



		partition@100000 {

			label = "firmware";

			reg = <0x100000 0x4400000>;

		};

	};

};

arch/arm64/boot/dts/broadcom/bcm4908/bcm4906.dtsi

0 → 100644
+18 −0
Original line number Diff line number Diff line 
// SPDX-License-Identifier: GPL-2.0-or-later OR MIT



#include "bcm4908.dtsi"



/ {

	cpus {

		/delete-node/ cpu@2;



		/delete-node/ cpu@3;

	};



	pmu {

		compatible = "arm,cortex-a53-pmu";

		interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;

		interrupt-affinity = <&cpu0>, <&cpu1>;

	};

};