Commit c4f769d4 authored by Nikita Shubin's avatar Nikita Shubin Committed by Arnaldo Carvalho de Melo
Browse files

perf vendor events riscv: add Sifive U74 JSON file 

This patch add the Sifive U74 JSON file.

Link: https://sifive.cdn.prismic.io/sifive/ad5577a0-9a00-45c9-a5d0-424a3d586060_u74_core_complex_manual_21G3.pdf


Derived-from-code-by: default avatarJoão Mário Domingos <joao.mario@tecnico.ulisboa.pt>
Signed-off-by: default avatarNikita Shubin <n.shubin@yadro.com>
Tested-by: default avatarKautuk Consul <kconsul@ventanamicro.com>
Acked-by: default avatarPalmer Dabbelt <palmer@rivosinc.com>
Cc: Albert Ou <aou@eecs.berkeley.edu>
Cc: Alexander Shishkin <alexander.shishkin@linux.intel.com>
Cc: Anup Patel <anup@brainfault.org>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Jiri Olsa <jolsa@kernel.org>
Cc: Mark Rutland <mark.rutland@arm.com>
Cc: Namhyung Kim <namhyung@kernel.org>
Cc: Palmer Dabbelt <palmer@dabbelt.com>
Cc: Paul Walmsley <paul.walmsley@sifive.com>
Cc: Peter Zijlstra <peterz@infradead.org>
Cc: linux-riscv@lists.infradead.org
Cc: linux@yadro.com
Link: https://lore.kernel.org/r/20220815132251.25702-4-nikita.shubin@maquefel.me


Signed-off-by: default avatarArnaldo Carvalho de Melo <acme@redhat.com>
parent 8f0dcb4e

tools/perf/pmu-events/arch/riscv/mapfile.csv

0 → 100644
+17 −0
Original line number Diff line number Diff line 
# Format:

#	MVENDORID-MARCHID-MIMPID,Version,JSON/file/pathname,Type

#

# where

#	MVENDORID	JEDEC code of the core provider

#	MARCHID		base microarchitecture of the hart

#	MIMPID		unique encoding of the version

#			of the processor implementation

#	Version could be used to track version of JSON file

#		but currently unused.

#	JSON/file/pathname is the path to JSON file, relative

#		to tools/perf/pmu-events/arch/riscv/.

#	Type is core, uncore etc

#

#

#MVENDORID-MARCHID-MIMPID,Version,Filename,EventType

0x489-0x8000000000000007-0x[[:xdigit:]]+,v1,sifive/u74,core

tools/perf/pmu-events/arch/riscv/sifive/u74/firmware.json

0 → 100644
+68 −0
Original line number Diff line number Diff line 
[

  {

    "ArchStdEvent": "FW_MISALIGNED_LOAD"

  },

  {

    "ArchStdEvent": "FW_MISALIGNED_STORE"

  },

  {

    "ArchStdEvent": "FW_ACCESS_LOAD"

  },

  {

    "ArchStdEvent": "FW_ACCESS_STORE"

  },

  {

    "ArchStdEvent": "FW_ILLEGAL_INSN"

  },

  {

    "ArchStdEvent": "FW_SET_TIMER"

  },

  {

    "ArchStdEvent": "FW_IPI_SENT"

  },

  {

    "ArchStdEvent": "FW_IPI_RECEIVED"

  },

  {

    "ArchStdEvent": "FW_FENCE_I_SENT"

  },

  {

    "ArchStdEvent": "FW_FENCE_I_RECEIVED"

  },

  {

    "ArchStdEvent": "FW_SFENCE_VMA_SENT"

  },

  {

    "ArchStdEvent": "FW_SFENCE_VMA_RECEIVED"

  },

  {

    "ArchStdEvent": "FW_SFENCE_VMA_RECEIVED"

  },

  {

    "ArchStdEvent": "FW_SFENCE_VMA_ASID_RECEIVED"

  },

  {

    "ArchStdEvent": "FW_HFENCE_GVMA_SENT"

  },

  {

    "ArchStdEvent": "FW_HFENCE_GVMA_RECEIVED"

  },

  {

    "ArchStdEvent": "FW_HFENCE_GVMA_VMID_SENT"

  },

  {

    "ArchStdEvent": "FW_HFENCE_GVMA_VMID_RECEIVED"

  },

  {

    "ArchStdEvent": "FW_HFENCE_VVMA_SENT"

  },

  {

    "ArchStdEvent": "FW_HFENCE_VVMA_RECEIVED"

  },

  {

    "ArchStdEvent": "FW_HFENCE_VVMA_ASID_SENT"

  },

  {

    "ArchStdEvent": "FW_HFENCE_VVMA_ASID_RECEIVED"

  }

]

tools/perf/pmu-events/arch/riscv/sifive/u74/instructions.json

0 → 100644
+92 −0
Original line number Diff line number Diff line 
[

  {

    "EventName": "EXCEPTION_TAKEN",

    "EventCode": "0x0000100",

    "BriefDescription": "Exception taken"

  },

  {

    "EventName": "INTEGER_LOAD_RETIRED",

    "EventCode": "0x0000200",

    "BriefDescription": "Integer load instruction retired"

  },

  {

    "EventName": "INTEGER_STORE_RETIRED",

    "EventCode": "0x0000400",

    "BriefDescription": "Integer store instruction retired"

  },

  {

    "EventName": "ATOMIC_MEMORY_RETIRED",

    "EventCode": "0x0000800",

    "BriefDescription": "Atomic memory operation retired"

  },

  {

    "EventName": "SYSTEM_INSTRUCTION_RETIRED",

    "EventCode": "0x0001000",

    "BriefDescription": "System instruction retired"

  },

  {

    "EventName": "INTEGER_ARITHMETIC_RETIRED",

    "EventCode": "0x0002000",

    "BriefDescription": "Integer arithmetic instruction retired"

  },

  {

    "EventName": "CONDITIONAL_BRANCH_RETIRED",

    "EventCode": "0x0004000",

    "BriefDescription": "Conditional branch retired"

  },

  {

    "EventName": "JAL_INSTRUCTION_RETIRED",

    "EventCode": "0x0008000",

    "BriefDescription": "JAL instruction retired"

  },

  {

    "EventName": "JALR_INSTRUCTION_RETIRED",

    "EventCode": "0x0010000",

    "BriefDescription": "JALR instruction retired"

  },

  {

    "EventName": "INTEGER_MULTIPLICATION_RETIRED",

    "EventCode": "0x0020000",

    "BriefDescription": "Integer multiplication instruction retired"

  },

  {

    "EventName": "INTEGER_DIVISION_RETIRED",

    "EventCode": "0x0040000",

    "BriefDescription": "Integer division instruction retired"

  },

  {

    "EventName": "FP_LOAD_RETIRED",

    "EventCode": "0x0080000",

    "BriefDescription": "Floating-point load instruction retired"

  },

  {

    "EventName": "FP_STORE_RETIRED",

    "EventCode": "0x0100000",

    "BriefDescription": "Floating-point store instruction retired"

  },

  {

    "EventName": "FP_ADDITION_RETIRED",

    "EventCode": "0x0200000",

    "BriefDescription": "Floating-point addition retired"

  },

  {

    "EventName": "FP_MULTIPLICATION_RETIRED",

    "EventCode": "0x0400000",

    "BriefDescription": "Floating-point multiplication retired"

  },

  {

    "EventName": "FP_FUSEDMADD_RETIRED",

    "EventCode": "0x0800000",

    "BriefDescription": "Floating-point fused multiply-add retired"

  },

  {

    "EventName": "FP_DIV_SQRT_RETIRED",

    "EventCode": "0x1000000",

    "BriefDescription": "Floating-point division or square-root retired"

  },

  {

    "EventName": "OTHER_FP_RETIRED",

    "EventCode": "0x2000000",

    "BriefDescription": "Other floating-point instruction retired"

  }

]
 
 No newline at end of file

tools/perf/pmu-events/arch/riscv/sifive/u74/memory.json

0 → 100644
+32 −0
Original line number Diff line number Diff line 
[

  {

    "EventName": "ICACHE_RETIRED",

    "EventCode": "0x0000102",

    "BriefDescription": "Instruction cache miss"

  },

  {

    "EventName": "DCACHE_MISS_MMIO_ACCESSES",

    "EventCode": "0x0000202",

    "BriefDescription": "Data cache miss or memory-mapped I/O access"

  },

  {

    "EventName": "DCACHE_WRITEBACK",

    "EventCode": "0x0000402",

    "BriefDescription": "Data cache write-back"

  },

  {

    "EventName": "INST_TLB_MISS",

    "EventCode": "0x0000802",

    "BriefDescription": "Instruction TLB miss"

  },

  {

    "EventName": "DATA_TLB_MISS",

    "EventCode": "0x0001002",

    "BriefDescription": "Data TLB miss"

  },

  {

    "EventName": "UTLB_MISS",

    "EventCode": "0x0002002",

    "BriefDescription": "UTLB miss"

  }

]
 
 No newline at end of file

tools/perf/pmu-events/arch/riscv/sifive/u74/microarch.json

0 → 100644
+57 −0
Original line number Diff line number Diff line 
[

  {

    "EventName": "ADDRESSGEN_INTERLOCK",

    "EventCode": "0x0000101",

    "BriefDescription": "Address-generation interlock"

  },

  {

    "EventName": "LONGLAT_INTERLOCK",

    "EventCode": "0x0000201",

    "BriefDescription": "Long-latency interlock"

  },

  {

    "EventName": "CSR_READ_INTERLOCK",

    "EventCode": "0x0000401",

    "BriefDescription": "CSR read interlock"

  },

  {

    "EventName": "ICACHE_ITIM_BUSY",

    "EventCode": "0x0000801",

    "BriefDescription": "Instruction cache/ITIM busy"

  },

  {

    "EventName": "DCACHE_DTIM_BUSY",

    "EventCode": "0x0001001",

    "BriefDescription": "Data cache/DTIM busy"

  },

  {

    "EventName": "BRANCH_DIRECTION_MISPREDICTION",

    "EventCode": "0x0002001",

    "BriefDescription": "Branch direction misprediction"

  },

  {

    "EventName": "BRANCH_TARGET_MISPREDICTION",

    "EventCode": "0x0004001",

    "BriefDescription": "Branch/jump target misprediction"

  },

  {

    "EventName": "PIPE_FLUSH_CSR_WRITE",

    "EventCode": "0x0008001",

    "BriefDescription": "Pipeline flush from CSR write"

  },

  {

    "EventName": "PIPE_FLUSH_OTHER_EVENT",

    "EventCode": "0x0010001",

    "BriefDescription": "Pipeline flush from other event"

  },

  {

    "EventName": "INTEGER_MULTIPLICATION_INTERLOCK",

    "EventCode": "0x0020001",

    "BriefDescription": "Integer multiplication interlock"

  },

  {

    "EventName": "FP_INTERLOCK",

    "EventCode": "0x0040001",

    "BriefDescription": "Floating-point interlock"

  }

]
 
 No newline at end of file