Commit bfd5bb6f authored by Max Filippov's avatar Max Filippov
Browse files

xtensa: add test_kc705_be variant 



test_kc705_be is a big-endian Xtensa core with HiFi2 instructions.

Signed-off-by: default avatarMax Filippov <jcmvbkbc@gmail.com>
parent 0c692569

arch/xtensa/variants/test_kc705_be/include/variant/core.h

0 → 100644
+575 −0

File added.

Preview size limit exceeded, changes collapsed.

arch/xtensa/variants/test_kc705_be/include/variant/tie-asm.h

0 → 100644
+308 −0
Original line number Diff line number Diff line 
/* 

 * tie-asm.h -- compile-time HAL assembler definitions dependent on CORE & TIE

 *

 *  NOTE:  This header file is not meant to be included directly.

 */



/* This header file contains assembly-language definitions (assembly

   macros, etc.) for this specific Xtensa processor's TIE extensions

   and options.  It is customized to this Xtensa processor configuration.



   Copyright (c) 1999-2015 Cadence Design Systems Inc.



   Permission is hereby granted, free of charge, to any person obtaining

   a copy of this software and associated documentation files (the

   "Software"), to deal in the Software without restriction, including

   without limitation the rights to use, copy, modify, merge, publish,

   distribute, sublicense, and/or sell copies of the Software, and to

   permit persons to whom the Software is furnished to do so, subject to

   the following conditions:



   The above copyright notice and this permission notice shall be included

   in all copies or substantial portions of the Software.



   THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,

   EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF

   MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.

   IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY

   CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,

   TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE

   SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.  */



#ifndef _XTENSA_CORE_TIE_ASM_H

#define _XTENSA_CORE_TIE_ASM_H



/*  Selection parameter values for save-area save/restore macros:  */

/*  Option vs. TIE:  */

#define XTHAL_SAS_TIE	0x0001	/* custom extension or coprocessor */

#define XTHAL_SAS_OPT	0x0002	/* optional (and not a coprocessor) */

#define XTHAL_SAS_ANYOT	0x0003	/* both of the above */

/*  Whether used automatically by compiler:  */

#define XTHAL_SAS_NOCC	0x0004	/* not used by compiler w/o special opts/code */

#define XTHAL_SAS_CC	0x0008	/* used by compiler without special opts/code */

#define XTHAL_SAS_ANYCC	0x000C	/* both of the above */

/*  ABI handling across function calls:  */

#define XTHAL_SAS_CALR	0x0010	/* caller-saved */

#define XTHAL_SAS_CALE	0x0020	/* callee-saved */

#define XTHAL_SAS_GLOB	0x0040	/* global across function calls (in thread) */

#define XTHAL_SAS_ANYABI	0x0070	/* all of the above three */

/*  Misc  */

#define XTHAL_SAS_ALL	0xFFFF	/* include all default NCP contents */

#define XTHAL_SAS3(optie,ccuse,abi)	( ((optie) & XTHAL_SAS_ANYOT)  \

					| ((ccuse) & XTHAL_SAS_ANYCC)  \

					| ((abi)   & XTHAL_SAS_ANYABI) )





    /*

      *  Macro to store all non-coprocessor (extra) custom TIE and optional state

      *  (not including zero-overhead loop registers).

      *  Required parameters:

      *      ptr         Save area pointer address register (clobbered)

      *                  (register must contain a 4 byte aligned address).

      *      at1..at4    Four temporary address registers (first XCHAL_NCP_NUM_ATMPS

      *                  registers are clobbered, the remaining are unused).

      *  Optional parameters:

      *      continue    If macro invoked as part of a larger store sequence, set to 1

      *                  if this is not the first in the sequence.  Defaults to 0.

      *      ofs         Offset from start of larger sequence (from value of first ptr

      *                  in sequence) at which to store.  Defaults to next available space

      *                  (or 0 if <continue> is 0).

      *      select      Select what category(ies) of registers to store, as a bitmask

      *                  (see XTHAL_SAS_xxx constants).  Defaults to all registers.

      *      alloc       Select what category(ies) of registers to allocate; if any

      *                  category is selected here that is not in <select>, space for

      *                  the corresponding registers is skipped without doing any store.

      */

    .macro xchal_ncp_store  ptr at1 at2 at3 at4  continue=0 ofs=-1 select=XTHAL_SAS_ALL alloc=0

	xchal_sa_start	\continue, \ofs

	// Optional global registers used by default by the compiler:

	.ifeq (XTHAL_SAS_OPT | XTHAL_SAS_CC | XTHAL_SAS_GLOB) & ~(\select)

	xchal_sa_align	\ptr, 0, 1020, 4, 4

	rur.THREADPTR	\at1		// threadptr option

	s32i	\at1, \ptr, .Lxchal_ofs_+0

	.set	.Lxchal_ofs_, .Lxchal_ofs_ + 4

	.elseif ((XTHAL_SAS_OPT | XTHAL_SAS_CC | XTHAL_SAS_GLOB) & ~(\alloc)) == 0

	xchal_sa_align	\ptr, 0, 1020, 4, 4

	.set	.Lxchal_ofs_, .Lxchal_ofs_ + 4

	.endif

	// Optional caller-saved registers used by default by the compiler:

	.ifeq (XTHAL_SAS_OPT | XTHAL_SAS_CC | XTHAL_SAS_CALR) & ~(\select)

	xchal_sa_align	\ptr, 0, 1016, 4, 4

	rsr.ACCLO	\at1		// MAC16 option

	s32i	\at1, \ptr, .Lxchal_ofs_+0

	rsr.ACCHI	\at1		// MAC16 option

	s32i	\at1, \ptr, .Lxchal_ofs_+4

	.set	.Lxchal_ofs_, .Lxchal_ofs_ + 8

	.elseif ((XTHAL_SAS_OPT | XTHAL_SAS_CC | XTHAL_SAS_CALR) & ~(\alloc)) == 0

	xchal_sa_align	\ptr, 0, 1016, 4, 4

	.set	.Lxchal_ofs_, .Lxchal_ofs_ + 8

	.endif

	// Optional caller-saved registers not used by default by the compiler:

	.ifeq (XTHAL_SAS_OPT | XTHAL_SAS_NOCC | XTHAL_SAS_CALR) & ~(\select)

	xchal_sa_align	\ptr, 0, 1000, 4, 4

	rsr.BR	\at1		// boolean option

	s32i	\at1, \ptr, .Lxchal_ofs_+0

	rsr.SCOMPARE1	\at1		// conditional store option

	s32i	\at1, \ptr, .Lxchal_ofs_+4

	rsr.M0	\at1		// MAC16 option

	s32i	\at1, \ptr, .Lxchal_ofs_+8

	rsr.M1	\at1		// MAC16 option

	s32i	\at1, \ptr, .Lxchal_ofs_+12

	rsr.M2	\at1		// MAC16 option

	s32i	\at1, \ptr, .Lxchal_ofs_+16

	rsr.M3	\at1		// MAC16 option

	s32i	\at1, \ptr, .Lxchal_ofs_+20

	.set	.Lxchal_ofs_, .Lxchal_ofs_ + 24

	.elseif ((XTHAL_SAS_OPT | XTHAL_SAS_NOCC | XTHAL_SAS_CALR) & ~(\alloc)) == 0

	xchal_sa_align	\ptr, 0, 1000, 4, 4

	.set	.Lxchal_ofs_, .Lxchal_ofs_ + 24

	.endif

    .endm	// xchal_ncp_store



    /*

      *  Macro to load all non-coprocessor (extra) custom TIE and optional state

      *  (not including zero-overhead loop registers).

      *  Required parameters:

      *      ptr         Save area pointer address register (clobbered)

      *                  (register must contain a 4 byte aligned address).

      *      at1..at4    Four temporary address registers (first XCHAL_NCP_NUM_ATMPS

      *                  registers are clobbered, the remaining are unused).

      *  Optional parameters:

      *      continue    If macro invoked as part of a larger load sequence, set to 1

      *                  if this is not the first in the sequence.  Defaults to 0.

      *      ofs         Offset from start of larger sequence (from value of first ptr

      *                  in sequence) at which to load.  Defaults to next available space

      *                  (or 0 if <continue> is 0).

      *      select      Select what category(ies) of registers to load, as a bitmask

      *                  (see XTHAL_SAS_xxx constants).  Defaults to all registers.

      *      alloc       Select what category(ies) of registers to allocate; if any

      *                  category is selected here that is not in <select>, space for

      *                  the corresponding registers is skipped without doing any load.

      */

    .macro xchal_ncp_load  ptr at1 at2 at3 at4  continue=0 ofs=-1 select=XTHAL_SAS_ALL alloc=0

	xchal_sa_start	\continue, \ofs

	// Optional global registers used by default by the compiler:

	.ifeq (XTHAL_SAS_OPT | XTHAL_SAS_CC | XTHAL_SAS_GLOB) & ~(\select)

	xchal_sa_align	\ptr, 0, 1020, 4, 4

	l32i	\at1, \ptr, .Lxchal_ofs_+0

	wur.THREADPTR	\at1		// threadptr option

	.set	.Lxchal_ofs_, .Lxchal_ofs_ + 4

	.elseif ((XTHAL_SAS_OPT | XTHAL_SAS_CC | XTHAL_SAS_GLOB) & ~(\alloc)) == 0

	xchal_sa_align	\ptr, 0, 1020, 4, 4

	.set	.Lxchal_ofs_, .Lxchal_ofs_ + 4

	.endif

	// Optional caller-saved registers used by default by the compiler:

	.ifeq (XTHAL_SAS_OPT | XTHAL_SAS_CC | XTHAL_SAS_CALR) & ~(\select)

	xchal_sa_align	\ptr, 0, 1016, 4, 4

	l32i	\at1, \ptr, .Lxchal_ofs_+0

	wsr.ACCLO	\at1		// MAC16 option

	l32i	\at1, \ptr, .Lxchal_ofs_+4

	wsr.ACCHI	\at1		// MAC16 option

	.set	.Lxchal_ofs_, .Lxchal_ofs_ + 8

	.elseif ((XTHAL_SAS_OPT | XTHAL_SAS_CC | XTHAL_SAS_CALR) & ~(\alloc)) == 0

	xchal_sa_align	\ptr, 0, 1016, 4, 4

	.set	.Lxchal_ofs_, .Lxchal_ofs_ + 8

	.endif

	// Optional caller-saved registers not used by default by the compiler:

	.ifeq (XTHAL_SAS_OPT | XTHAL_SAS_NOCC | XTHAL_SAS_CALR) & ~(\select)

	xchal_sa_align	\ptr, 0, 1000, 4, 4

	l32i	\at1, \ptr, .Lxchal_ofs_+0

	wsr.BR	\at1		// boolean option

	l32i	\at1, \ptr, .Lxchal_ofs_+4

	wsr.SCOMPARE1	\at1		// conditional store option

	l32i	\at1, \ptr, .Lxchal_ofs_+8

	wsr.M0	\at1		// MAC16 option

	l32i	\at1, \ptr, .Lxchal_ofs_+12

	wsr.M1	\at1		// MAC16 option

	l32i	\at1, \ptr, .Lxchal_ofs_+16

	wsr.M2	\at1		// MAC16 option

	l32i	\at1, \ptr, .Lxchal_ofs_+20

	wsr.M3	\at1		// MAC16 option

	.set	.Lxchal_ofs_, .Lxchal_ofs_ + 24

	.elseif ((XTHAL_SAS_OPT | XTHAL_SAS_NOCC | XTHAL_SAS_CALR) & ~(\alloc)) == 0

	xchal_sa_align	\ptr, 0, 1000, 4, 4

	.set	.Lxchal_ofs_, .Lxchal_ofs_ + 24

	.endif

    .endm	// xchal_ncp_load





#define XCHAL_NCP_NUM_ATMPS	1



    /* 

     *  Macro to store the state of TIE coprocessor AudioEngineLX.

     *  Required parameters:

     *      ptr         Save area pointer address register (clobbered)

     *                  (register must contain a 8 byte aligned address).

     *      at1..at4    Four temporary address registers (first XCHAL_CP1_NUM_ATMPS

     *                  registers are clobbered, the remaining are unused).

     *  Optional parameters are the same as for xchal_ncp_store.

     */

#define xchal_cp_AudioEngineLX_store	xchal_cp1_store

    .macro	xchal_cp1_store  ptr at1 at2 at3 at4  continue=0 ofs=-1 select=XTHAL_SAS_ALL alloc=0

	xchal_sa_start \continue, \ofs

	// Custom caller-saved registers not used by default by the compiler:

	.ifeq (XTHAL_SAS_TIE | XTHAL_SAS_NOCC | XTHAL_SAS_CALR) & ~(\select)

	xchal_sa_align	\ptr, 0, 0, 8, 8

	rur.AE_OVF_SAR	\at1		// ureg 240

	s32i	\at1, \ptr, .Lxchal_ofs_+0

	rur.AE_BITHEAD	\at1		// ureg 241

	s32i	\at1, \ptr, .Lxchal_ofs_+4

	rur.AE_TS_FTS_BU_BP	\at1		// ureg 242

	s32i	\at1, \ptr, .Lxchal_ofs_+8

	rur.AE_SD_NO	\at1		// ureg 243

	s32i	\at1, \ptr, .Lxchal_ofs_+12

	rur.AE_CBEGIN0	\at1		// ureg 246

	s32i	\at1, \ptr, .Lxchal_ofs_+16

	rur.AE_CEND0	\at1		// ureg 247

	s32i	\at1, \ptr, .Lxchal_ofs_+20

	ae_sp24x2s.i	aep0, \ptr, .Lxchal_ofs_+24

	ae_sp24x2s.i	aep1, \ptr, .Lxchal_ofs_+32

	ae_sp24x2s.i	aep2, \ptr, .Lxchal_ofs_+40

	ae_sp24x2s.i	aep3, \ptr, .Lxchal_ofs_+48

	ae_sp24x2s.i	aep4, \ptr, .Lxchal_ofs_+56

	addi	\ptr, \ptr, 64

	ae_sp24x2s.i	aep5, \ptr, .Lxchal_ofs_+0

	ae_sp24x2s.i	aep6, \ptr, .Lxchal_ofs_+8

	ae_sp24x2s.i	aep7, \ptr, .Lxchal_ofs_+16

	ae_sq56s.i	aeq0, \ptr, .Lxchal_ofs_+24

	ae_sq56s.i	aeq1, \ptr, .Lxchal_ofs_+32

	ae_sq56s.i	aeq2, \ptr, .Lxchal_ofs_+40

	ae_sq56s.i	aeq3, \ptr, .Lxchal_ofs_+48

	.set	.Lxchal_pofs_, .Lxchal_pofs_ + 64

	.set	.Lxchal_ofs_, .Lxchal_ofs_ + 56

	.elseif ((XTHAL_SAS_TIE | XTHAL_SAS_NOCC | XTHAL_SAS_CALR) & ~(\alloc)) == 0

	xchal_sa_align	\ptr, 0, 0, 8, 8

	.set	.Lxchal_ofs_, .Lxchal_ofs_ + 120

	.endif

    .endm	// xchal_cp1_store



    /* 

     *  Macro to load the state of TIE coprocessor AudioEngineLX.

     *  Required parameters:

     *      ptr         Save area pointer address register (clobbered)

     *                  (register must contain a 8 byte aligned address).

     *      at1..at4    Four temporary address registers (first XCHAL_CP1_NUM_ATMPS

     *                  registers are clobbered, the remaining are unused).

     *  Optional parameters are the same as for xchal_ncp_load.

     */

#define xchal_cp_AudioEngineLX_load	xchal_cp1_load

    .macro	xchal_cp1_load  ptr at1 at2 at3 at4  continue=0 ofs=-1 select=XTHAL_SAS_ALL alloc=0

	xchal_sa_start \continue, \ofs

	// Custom caller-saved registers not used by default by the compiler:

	.ifeq (XTHAL_SAS_TIE | XTHAL_SAS_NOCC | XTHAL_SAS_CALR) & ~(\select)

	xchal_sa_align	\ptr, 0, 0, 8, 8

	l32i	\at1, \ptr, .Lxchal_ofs_+0

	wur.AE_OVF_SAR	\at1		// ureg 240

	l32i	\at1, \ptr, .Lxchal_ofs_+4

	wur.AE_BITHEAD	\at1		// ureg 241

	l32i	\at1, \ptr, .Lxchal_ofs_+8

	wur.AE_TS_FTS_BU_BP	\at1		// ureg 242

	l32i	\at1, \ptr, .Lxchal_ofs_+12

	wur.AE_SD_NO	\at1		// ureg 243

	l32i	\at1, \ptr, .Lxchal_ofs_+16

	wur.AE_CBEGIN0	\at1		// ureg 246

	l32i	\at1, \ptr, .Lxchal_ofs_+20

	wur.AE_CEND0	\at1		// ureg 247

	ae_lp24x2.i	aep0, \ptr, .Lxchal_ofs_+24

	ae_lp24x2.i	aep1, \ptr, .Lxchal_ofs_+32

	ae_lp24x2.i	aep2, \ptr, .Lxchal_ofs_+40

	ae_lp24x2.i	aep3, \ptr, .Lxchal_ofs_+48

	ae_lp24x2.i	aep4, \ptr, .Lxchal_ofs_+56

	addi	\ptr, \ptr, 64

	ae_lp24x2.i	aep5, \ptr, .Lxchal_ofs_+0

	ae_lp24x2.i	aep6, \ptr, .Lxchal_ofs_+8

	ae_lp24x2.i	aep7, \ptr, .Lxchal_ofs_+16

	addi	\ptr, \ptr, 24

	ae_lq56.i	aeq0, \ptr, .Lxchal_ofs_+0

	ae_lq56.i	aeq1, \ptr, .Lxchal_ofs_+8

	ae_lq56.i	aeq2, \ptr, .Lxchal_ofs_+16

	ae_lq56.i	aeq3, \ptr, .Lxchal_ofs_+24

	.set	.Lxchal_pofs_, .Lxchal_pofs_ + 88

	.set	.Lxchal_ofs_, .Lxchal_ofs_ + 32

	.elseif ((XTHAL_SAS_TIE | XTHAL_SAS_NOCC | XTHAL_SAS_CALR) & ~(\alloc)) == 0

	xchal_sa_align	\ptr, 0, 0, 8, 8

	.set	.Lxchal_ofs_, .Lxchal_ofs_ + 120

	.endif

    .endm	// xchal_cp1_load



#define XCHAL_CP1_NUM_ATMPS	1

#define XCHAL_SA_NUM_ATMPS	1



	/*  Empty macros for unconfigured coprocessors:  */

	.macro xchal_cp0_store	p a b c d continue=0 ofs=-1 select=-1 ; .endm

	.macro xchal_cp0_load	p a b c d continue=0 ofs=-1 select=-1 ; .endm

	.macro xchal_cp2_store	p a b c d continue=0 ofs=-1 select=-1 ; .endm

	.macro xchal_cp2_load	p a b c d continue=0 ofs=-1 select=-1 ; .endm

	.macro xchal_cp3_store	p a b c d continue=0 ofs=-1 select=-1 ; .endm

	.macro xchal_cp3_load	p a b c d continue=0 ofs=-1 select=-1 ; .endm

	.macro xchal_cp4_store	p a b c d continue=0 ofs=-1 select=-1 ; .endm

	.macro xchal_cp4_load	p a b c d continue=0 ofs=-1 select=-1 ; .endm

	.macro xchal_cp5_store	p a b c d continue=0 ofs=-1 select=-1 ; .endm

	.macro xchal_cp5_load	p a b c d continue=0 ofs=-1 select=-1 ; .endm

	.macro xchal_cp6_store	p a b c d continue=0 ofs=-1 select=-1 ; .endm

	.macro xchal_cp6_load	p a b c d continue=0 ofs=-1 select=-1 ; .endm

	.macro xchal_cp7_store	p a b c d continue=0 ofs=-1 select=-1 ; .endm

	.macro xchal_cp7_load	p a b c d continue=0 ofs=-1 select=-1 ; .endm



#endif /*_XTENSA_CORE_TIE_ASM_H*/

arch/xtensa/variants/test_kc705_be/include/variant/tie.h

0 → 100644
+182 −0
Original line number Diff line number Diff line 
/* 

 * tie.h -- compile-time HAL definitions dependent on CORE & TIE configuration

 *

 *  NOTE:  This header file is not meant to be included directly.

 */



/* This header file describes this specific Xtensa processor's TIE extensions

   that extend basic Xtensa core functionality.  It is customized to this

   Xtensa processor configuration.



   Copyright (c) 1999-2015 Cadence Design Systems Inc.



   Permission is hereby granted, free of charge, to any person obtaining

   a copy of this software and associated documentation files (the

   "Software"), to deal in the Software without restriction, including

   without limitation the rights to use, copy, modify, merge, publish,

   distribute, sublicense, and/or sell copies of the Software, and to

   permit persons to whom the Software is furnished to do so, subject to

   the following conditions:



   The above copyright notice and this permission notice shall be included

   in all copies or substantial portions of the Software.



   THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,

   EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF

   MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.

   IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY

   CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,

   TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE

   SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.  */



#ifndef _XTENSA_CORE_TIE_H

#define _XTENSA_CORE_TIE_H



#define XCHAL_CP_NUM			2	/* number of coprocessors */

#define XCHAL_CP_MAX			8	/* max CP ID + 1 (0 if none) */

#define XCHAL_CP_MASK			0x82	/* bitmask of all CPs by ID */

#define XCHAL_CP_PORT_MASK		0x80	/* bitmask of only port CPs */



/*  Basic parameters of each coprocessor:  */

#define XCHAL_CP1_NAME			"AudioEngineLX"

#define XCHAL_CP1_IDENT			AudioEngineLX

#define XCHAL_CP1_SA_SIZE		120	/* size of state save area */

#define XCHAL_CP1_SA_ALIGN		8	/* min alignment of save area */

#define XCHAL_CP_ID_AUDIOENGINELX   	1	/* coprocessor ID (0..7) */

#define XCHAL_CP7_NAME			"XTIOP"

#define XCHAL_CP7_IDENT			XTIOP

#define XCHAL_CP7_SA_SIZE		0	/* size of state save area */

#define XCHAL_CP7_SA_ALIGN		1	/* min alignment of save area */

#define XCHAL_CP_ID_XTIOP           	7	/* coprocessor ID (0..7) */



/*  Filler info for unassigned coprocessors, to simplify arrays etc:  */

#define XCHAL_CP0_SA_SIZE		0

#define XCHAL_CP0_SA_ALIGN		1

#define XCHAL_CP2_SA_SIZE		0

#define XCHAL_CP2_SA_ALIGN		1

#define XCHAL_CP3_SA_SIZE		0

#define XCHAL_CP3_SA_ALIGN		1

#define XCHAL_CP4_SA_SIZE		0

#define XCHAL_CP4_SA_ALIGN		1

#define XCHAL_CP5_SA_SIZE		0

#define XCHAL_CP5_SA_ALIGN		1

#define XCHAL_CP6_SA_SIZE		0

#define XCHAL_CP6_SA_ALIGN		1



/*  Save area for non-coprocessor optional and custom (TIE) state:  */

#define XCHAL_NCP_SA_SIZE		36

#define XCHAL_NCP_SA_ALIGN		4



/*  Total save area for optional and custom state (NCP + CPn):  */

#define XCHAL_TOTAL_SA_SIZE		160	/* with 16-byte align padding */

#define XCHAL_TOTAL_SA_ALIGN		8	/* actual minimum alignment */



/*

 * Detailed contents of save areas.

 * NOTE:  caller must define the XCHAL_SA_REG macro (not defined here)

 * before expanding the XCHAL_xxx_SA_LIST() macros.

 *

 * XCHAL_SA_REG(s,ccused,abikind,kind,opt,name,galign,align,asize,

 *		dbnum,base,regnum,bitsz,gapsz,reset,x...)

 *

 *	s = passed from XCHAL_*_LIST(s), eg. to select how to expand

 *	ccused = set if used by compiler without special options or code

 *	abikind = 0 (caller-saved), 1 (callee-saved), or 2 (thread-global)

 *	kind = 0 (special reg), 1 (TIE user reg), or 2 (TIE regfile reg)

 *	opt = 0 (custom TIE extension or coprocessor), or 1 (optional reg)

 *	name = lowercase reg name (no quotes)

 *	galign = group byte alignment (power of 2) (galign >= align)

 *	align = register byte alignment (power of 2)

 *	asize = allocated size in bytes (asize*8 == bitsz + gapsz + padsz)

 *	  (not including any pad bytes required to galign this or next reg)

 *	dbnum = unique target number f/debug (see <xtensa-libdb-macros.h>)

 *	base = reg shortname w/o index (or sr=special, ur=TIE user reg)

 *	regnum = reg index in regfile, or special/TIE-user reg number

 *	bitsz = number of significant bits (regfile width, or ur/sr mask bits)

 *	gapsz = intervening bits, if bitsz bits not stored contiguously

 *	(padsz = pad bits at end [TIE regfile] or at msbits [ur,sr] of asize)

 *	reset = register reset value (or 0 if undefined at reset)

 *	x = reserved for future use (0 until then)

 *

 *  To filter out certain registers, e.g. to expand only the non-global

 *  registers used by the compiler, you can do something like this:

 *

 *  #define XCHAL_SA_REG(s,ccused,p...)	SELCC##ccused(p)

 *  #define SELCC0(p...)

 *  #define SELCC1(abikind,p...)	SELAK##abikind(p)

 *  #define SELAK0(p...)		REG(p)

 *  #define SELAK1(p...)		REG(p)

 *  #define SELAK2(p...)

 *  #define REG(kind,tie,name,galn,aln,asz,csz,dbnum,base,rnum,bsz,rst,x...) \

 *		...what you want to expand...

 */



#define XCHAL_NCP_SA_NUM	9

#define XCHAL_NCP_SA_LIST(s)	\

 XCHAL_SA_REG(s,1,2,1,1,      threadptr, 4, 4, 4,0x03E7,  ur,231, 32,0,0,0) \

 XCHAL_SA_REG(s,1,0,0,1,          acclo, 4, 4, 4,0x0210,  sr,16 , 32,0,0,0) \

 XCHAL_SA_REG(s,1,0,0,1,          acchi, 4, 4, 4,0x0211,  sr,17 ,  8,0,0,0) \

 XCHAL_SA_REG(s,0,0,0,1,             br, 4, 4, 4,0x0204,  sr,4  , 16,0,0,0) \

 XCHAL_SA_REG(s,0,0,0,1,      scompare1, 4, 4, 4,0x020C,  sr,12 , 32,0,0,0) \

 XCHAL_SA_REG(s,0,0,0,1,             m0, 4, 4, 4,0x0220,  sr,32 , 32,0,0,0) \

 XCHAL_SA_REG(s,0,0,0,1,             m1, 4, 4, 4,0x0221,  sr,33 , 32,0,0,0) \

 XCHAL_SA_REG(s,0,0,0,1,             m2, 4, 4, 4,0x0222,  sr,34 , 32,0,0,0) \

 XCHAL_SA_REG(s,0,0,0,1,             m3, 4, 4, 4,0x0223,  sr,35 , 32,0,0,0)



#define XCHAL_CP0_SA_NUM	0

#define XCHAL_CP0_SA_LIST(s)	/* empty */



#define XCHAL_CP1_SA_NUM	18

#define XCHAL_CP1_SA_LIST(s)	\

 XCHAL_SA_REG(s,0,0,1,0,     ae_ovf_sar, 8, 4, 4,0x03F0,  ur,240,  7,0,0,0) \

 XCHAL_SA_REG(s,0,0,1,0,     ae_bithead, 4, 4, 4,0x03F1,  ur,241, 32,0,0,0) \

 XCHAL_SA_REG(s,0,0,1,0,ae_ts_fts_bu_bp, 4, 4, 4,0x03F2,  ur,242, 16,0,0,0) \

 XCHAL_SA_REG(s,0,0,1,0,       ae_sd_no, 4, 4, 4,0x03F3,  ur,243, 28,0,0,0) \

 XCHAL_SA_REG(s,0,0,1,0,     ae_cbegin0, 4, 4, 4,0x03F6,  ur,246, 32,0,0,0) \

 XCHAL_SA_REG(s,0,0,1,0,       ae_cend0, 4, 4, 4,0x03F7,  ur,247, 32,0,0,0) \

 XCHAL_SA_REG(s,0,0,2,0,           aep0, 8, 8, 8,0x0060, aep,0  , 48,0,0,0) \

 XCHAL_SA_REG(s,0,0,2,0,           aep1, 8, 8, 8,0x0061, aep,1  , 48,0,0,0) \

 XCHAL_SA_REG(s,0,0,2,0,           aep2, 8, 8, 8,0x0062, aep,2  , 48,0,0,0) \

 XCHAL_SA_REG(s,0,0,2,0,           aep3, 8, 8, 8,0x0063, aep,3  , 48,0,0,0) \

 XCHAL_SA_REG(s,0,0,2,0,           aep4, 8, 8, 8,0x0064, aep,4  , 48,0,0,0) \

 XCHAL_SA_REG(s,0,0,2,0,           aep5, 8, 8, 8,0x0065, aep,5  , 48,0,0,0) \

 XCHAL_SA_REG(s,0,0,2,0,           aep6, 8, 8, 8,0x0066, aep,6  , 48,0,0,0) \

 XCHAL_SA_REG(s,0,0,2,0,           aep7, 8, 8, 8,0x0067, aep,7  , 48,0,0,0) \

 XCHAL_SA_REG(s,0,0,2,0,           aeq0, 8, 8, 8,0x0068, aeq,0  , 56,0,0,0) \

 XCHAL_SA_REG(s,0,0,2,0,           aeq1, 8, 8, 8,0x0069, aeq,1  , 56,0,0,0) \

 XCHAL_SA_REG(s,0,0,2,0,           aeq2, 8, 8, 8,0x006A, aeq,2  , 56,0,0,0) \

 XCHAL_SA_REG(s,0,0,2,0,           aeq3, 8, 8, 8,0x006B, aeq,3  , 56,0,0,0)



#define XCHAL_CP2_SA_NUM	0

#define XCHAL_CP2_SA_LIST(s)	/* empty */



#define XCHAL_CP3_SA_NUM	0

#define XCHAL_CP3_SA_LIST(s)	/* empty */



#define XCHAL_CP4_SA_NUM	0

#define XCHAL_CP4_SA_LIST(s)	/* empty */



#define XCHAL_CP5_SA_NUM	0

#define XCHAL_CP5_SA_LIST(s)	/* empty */



#define XCHAL_CP6_SA_NUM	0

#define XCHAL_CP6_SA_LIST(s)	/* empty */



#define XCHAL_CP7_SA_NUM	0

#define XCHAL_CP7_SA_LIST(s)	/* empty */



/* Byte length of instruction from its first nibble (op0 field), per FLIX.  */

#define XCHAL_OP0_FORMAT_LENGTHS	3,3,3,3,3,3,3,3,2,2,2,2,2,2,3,8

/* Byte length of instruction from its first byte, per FLIX.  */

#define XCHAL_BYTE0_FORMAT_LENGTHS	\

	3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3, 3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,\

	3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3, 3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,\

	3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3, 3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,\

	3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3, 3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,\

	2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2, 2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,\

	2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2, 2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,\

	2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2, 2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,\

	3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3, 8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8



#endif /*_XTENSA_CORE_TIE_H*/