+4
−0
Loading
Provide new bus tokens for the upcoming per device PCI/MSI and PCI/MSIX interrupt domains. Signed-off-by:Thomas Gleixner <tglx@linutronix.de> Reviewed-by:
Kevin Tian <kevin.tian@intel.com> Acked-by:
Marc Zyngier <maz@kernel.org> Link: https://lore.kernel.org/r/20221124232325.917219885@linutronix.de