Unverified Commit b9320f54 authored by Xiangsheng Hou's avatar Xiangsheng Hou Committed by Mark Brown
Browse files

dt-bindings: mediatek: Add axi clock in mt8173 dts example

parent 99a387c7
Loading
Loading
Loading
Loading
+3 −2
Original line number Diff line number Diff line
@@ -85,8 +85,9 @@ examples:
        compatible = "mediatek,mt8173-nor";
        reg = <0 0x1100d000 0 0xe0>;
        interrupts = <1>;
        clocks = <&pericfg CLK_PERI_SPI>, <&topckgen CLK_TOP_SPINFI_IFR_SEL>;
        clock-names = "spi", "sf";
        clocks = <&pericfg CLK_PERI_SPI>, <&topckgen CLK_TOP_SPINFI_IFR_SEL>,
                 <&pericfg CLK_PERI_NFI>;
        clock-names = "spi", "sf", "axi";
        #address-cells = <1>;
        #size-cells = <0>;