Commit b1533ada authored by Huazhong Tan's avatar Huazhong Tan Committed by Jakub Kicinski
Browse files

net: hns3: add more info to hns3_dbg_bd_info() 



Since TX hardware checksum and RX completion checksum have been
supported now, so add related information in hns3_dbg_bd_info().

Signed-off-by: default avatarHuazhong Tan <tanhuazhong@huawei.com>
Signed-off-by: default avatarJakub Kicinski <kuba@kernel.org>
parent 3e281621

drivers/net/ethernet/hisilicon/hns3/hns3_debugfs.c

+40 −10
Original line number Diff line number Diff line
@@ -179,6 +179,7 @@ static int hns3_dbg_bd_info(struct hnae3_handle *h, const char *cmd_buf) 
	u32 q_num, value;

	dma_addr_t addr;

	u16 mss_hw_csum;

	u32 l234info;

	int cnt;



	cnt = sscanf(&cmd_buf[8], "%u %u", &q_num, &tx_index);
@@ -213,17 +214,35 @@ static int hns3_dbg_bd_info(struct hnae3_handle *h, const char *cmd_buf) 
	dev_info(dev, "(TX)vlan_tag: %u\n", le16_to_cpu(tx_desc->tx.vlan_tag));

	dev_info(dev, "(TX)send_size: %u\n",

		 le16_to_cpu(tx_desc->tx.send_size));

	dev_info(dev, "(TX)vlan_tso: %u\n", tx_desc->tx.type_cs_vlan_tso);



	if (mss_hw_csum & BIT(HNS3_TXD_HW_CS_B)) {

		u32 offset = le32_to_cpu(tx_desc->tx.ol_type_vlan_len_msec);

		u32 start = le32_to_cpu(tx_desc->tx.type_cs_vlan_tso_len);



		dev_info(dev, "(TX)csum start: %u\n",

			 hnae3_get_field(start,

					 HNS3_TXD_CSUM_START_M,

					 HNS3_TXD_CSUM_START_S));

		dev_info(dev, "(TX)csum offset: %u\n",

			 hnae3_get_field(offset,

					 HNS3_TXD_CSUM_OFFSET_M,

					 HNS3_TXD_CSUM_OFFSET_S));

	} else {

		dev_info(dev, "(TX)vlan_tso: %u\n",

			 tx_desc->tx.type_cs_vlan_tso);

		dev_info(dev, "(TX)l2_len: %u\n", tx_desc->tx.l2_len);

		dev_info(dev, "(TX)l3_len: %u\n", tx_desc->tx.l3_len);

		dev_info(dev, "(TX)l4_len: %u\n", tx_desc->tx.l4_len);

	dev_info(dev, "(TX)vlan_tag: %u\n",

		 le16_to_cpu(tx_desc->tx.outer_vlan_tag));

	dev_info(dev, "(TX)tv: %u\n", le16_to_cpu(tx_desc->tx.tv));

	dev_info(dev, "(TX)vlan_msec: %u\n", tx_desc->tx.ol_type_vlan_msec);

		dev_info(dev, "(TX)vlan_msec: %u\n",

			 tx_desc->tx.ol_type_vlan_msec);

		dev_info(dev, "(TX)ol2_len: %u\n", tx_desc->tx.ol2_len);

		dev_info(dev, "(TX)ol3_len: %u\n", tx_desc->tx.ol3_len);

		dev_info(dev, "(TX)ol4_len: %u\n", tx_desc->tx.ol4_len);

	}



	dev_info(dev, "(TX)vlan_tag: %u\n",

		 le16_to_cpu(tx_desc->tx.outer_vlan_tag));

	dev_info(dev, "(TX)tv: %u\n", le16_to_cpu(tx_desc->tx.tv));

	dev_info(dev, "(TX)paylen_ol4cs: %u\n",

		 le32_to_cpu(tx_desc->tx.paylen_ol4cs));

	dev_info(dev, "(TX)vld_ra_ri: %u\n",
@@ -236,10 +255,21 @@ static int hns3_dbg_bd_info(struct hnae3_handle *h, const char *cmd_buf) 
	rx_desc = &ring->desc[rx_index];



	addr = le64_to_cpu(rx_desc->addr);

	l234info = le32_to_cpu(rx_desc->rx.l234_info);

	dev_info(dev, "RX Queue Num: %u, BD Index: %u\n", q_num, rx_index);

	dev_info(dev, "(RX)addr: %pad\n", &addr);

	dev_info(dev, "(RX)l234_info: %u\n",

		 le32_to_cpu(rx_desc->rx.l234_info));

	dev_info(dev, "(RX)l234_info: %u\n", l234info);



	if (l234info & BIT(HNS3_RXD_L2_CSUM_B)) {

		u32 lo, hi;



		lo = hnae3_get_field(l234info, HNS3_RXD_L2_CSUM_L_M,

				     HNS3_RXD_L2_CSUM_L_S);

		hi = hnae3_get_field(l234info, HNS3_RXD_L2_CSUM_H_M,

				     HNS3_RXD_L2_CSUM_H_S);

		dev_info(dev, "(RX)csum: %u\n", lo | hi << 8);

	}



	dev_info(dev, "(RX)pkt_len: %u\n", le16_to_cpu(rx_desc->rx.pkt_len));

	dev_info(dev, "(RX)size: %u\n", le16_to_cpu(rx_desc->rx.size));

	dev_info(dev, "(RX)rss_hash: %u\n", le32_to_cpu(rx_desc->rx.rss_hash));