Commit a6aa462c authored by Shubhrajyoti Datta's avatar Shubhrajyoti Datta Committed by Stephen Boyd
Browse files

clk: zynq: Update the parameters to zynq_clk_register_periph_clk 



In case there are only one gate or the two_gate is 0 the clk1 clock
passed is not used. We are passing 0 which is arm_pll.
Pass a invalid clock instead.

Signed-off-by: default avatarShubhrajyoti Datta <shubhrajyoti.datta@xilinx.com>
Link: https://lore.kernel.org/r/20220222130903.17235-3-shubhrajyoti.datta@xilinx.com


Signed-off-by: default avatarStephen Boyd <sboyd@kernel.org>
parent d583804c

drivers/clk/zynq/clkc.c

+6 −6
Original line number Diff line number Diff line
@@ -355,13 +355,13 @@ static void __init zynq_clk_setup(struct device_node *np) 
				periph_parents, enable);

	}



	zynq_clk_register_periph_clk(lqspi, 0, clk_output_name[lqspi], NULL,

	zynq_clk_register_periph_clk(lqspi, clk_max, clk_output_name[lqspi], NULL,

				     SLCR_LQSPI_CLK_CTRL, periph_parents, 0);



	zynq_clk_register_periph_clk(smc, 0, clk_output_name[smc], NULL,

	zynq_clk_register_periph_clk(smc, clk_max, clk_output_name[smc], NULL,

				     SLCR_SMC_CLK_CTRL, periph_parents, 0);



	zynq_clk_register_periph_clk(pcap, 0, clk_output_name[pcap], NULL,

	zynq_clk_register_periph_clk(pcap, clk_max, clk_output_name[pcap], NULL,

				     SLCR_PCAP_CLK_CTRL, periph_parents, 0);



	zynq_clk_register_periph_clk(sdio0, sdio1, clk_output_name[sdio0],