Commit a14a56a3 authored by Kuldeep Singh's avatar Kuldeep Singh Committed by Florian Fainelli
Browse files

ARM: dts: bcm-cygnus: Update spi clock properties



PL022 binding require two clocks to be defined but broadcom cygnus
platform doesn't comply with bindings and define only one clock.

Update spi clocks and clocks-names property by adding appropriate clock
reference to make it compliant with bindings.

CC: Florian Fainelli <f.fainelli@gmail.com>
Signed-off-by: default avatarKuldeep Singh <singh.kuldeep87k@gmail.com>
Signed-off-by: default avatarFlorian Fainelli <f.fainelli@gmail.com>
parent aa8ea8cc
Loading
Loading
Loading
Loading
+6 −6
Original line number Diff line number Diff line
@@ -397,8 +397,8 @@
			#size-cells = <0>;
			interrupts = <GIC_SPI 78 IRQ_TYPE_LEVEL_HIGH>;
			pinctrl-0 = <&spi_0>;
			clocks = <&axi81_clk>;
			clock-names = "apb_pclk";
			clocks = <&axi81_clk>, <&axi81_clk>;
			clock-names = "sspclk", "apb_pclk";
			status = "disabled";
		};

@@ -409,8 +409,8 @@
			#size-cells = <0>;
			interrupts = <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>;
			pinctrl-0 = <&spi_1>;
			clocks = <&axi81_clk>;
			clock-names = "apb_pclk";
			clocks = <&axi81_clk>, <&axi81_clk>;
			clock-names = "sspclk", "apb_pclk";
			status = "disabled";
		};

@@ -421,8 +421,8 @@
			#size-cells = <0>;
			interrupts = <GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>;
			pinctrl-0 = <&spi_2>;
			clocks = <&axi81_clk>;
			clock-names = "apb_pclk";
			clocks = <&axi81_clk>, <&axi81_clk>;
			clock-names = "sspclk", "apb_pclk";
			status = "disabled";
		};