Commit 9c1c9598 authored by Zhou Shuai's avatar Zhou Shuai
Browse files

net/hinic: Update Huawei Intelligent Network Card Driver: hinic 

driver inclusion
category: feature
bugzilla: https://gitee.com/openeuler/kernel/issues/I96E7B?from=project-issue


CVE: NA

--------------------------------

Update hinic driver, the NIC driver supports the following features:
Supports IPv4/IPv6 TCP/UDP checksum offload, TSO (TCP Segmentation Offload), LRO (Large Receive Offload) offload and RSS (Receive Side Scaling) functions
Supports interrupt aggregation parameter configuration and interrupt adaptation.
Supports 802.1Q VLAN (Virtual Local Area Network) offloading and filtering.
Supports NIC SR-IOV (Single Root I/O Virtualization).
Support PF promiscuous mode, unicast list filtering, multicast list filtering, and full multicast mode. Support VF unicast list filtering, multicast list filtering, and full multicast mode.
Supports VF QinQ mode. Supports VF link state configuration and QoS configuration. Support VF MAC address management. Support VF spoofchk check.
Loopback testing is supported. Support port lighting. Support Ethernet mouth self-negotiation, support pause frame.

Signed-off-by: default avatarZhou Shuai <zhoushuai28@huawei.com>
parent f066d369

drivers/net/ethernet/huawei/hinic/Makefile

+9 −5
Original line number Diff line number Diff line 
# SPDX-License-Identifier: GPL-2.0-only

obj-$(CONFIG_HINIC) += hinic.o



hinic-y := hinic_main.o hinic_tx.o hinic_rx.o hinic_port.o hinic_hw_dev.o \

	   hinic_hw_io.o hinic_hw_qp.o hinic_hw_cmdq.o hinic_hw_wq.o \

	   hinic_hw_mgmt.o hinic_hw_api_cmd.o hinic_hw_eqs.o hinic_hw_if.o \

	   hinic_common.o hinic_ethtool.o hinic_devlink.o hinic_hw_mbox.o \

	   hinic_sriov.o hinic_debugfs.o
 
hinic-y := hinic_nic_cfg.o hinic_nic_io.o hinic_nic_dbg.o \

           hinic_hwif.o hinic_msix_attr.o hinic_eqs.o \

           hinic_mbox.o hinic_api_cmd.o hinic_mgmt.o \

           hinic_wq.o hinic_cmdq.o hinic_hwdev.o hinic_cfg.o \

           hinic_sml_counter.o hinic_sml_lt.o \

           hinic_multi_host_mgmt.o hinic_main.o hinic_lld.o \

           hinic_qp.o hinic_rx.o hinic_tx.o hinic_dbgtool_knl.o \

           hinic_nictool.o hinic_sriov.o hinic_dcb.o\

           hinic_ethtool.o

drivers/net/ethernet/huawei/hinic/hinic_api_cmd.h

0 → 100644
+298 −0
Original line number Diff line number Diff line 
/* SPDX-License-Identifier: GPL-2.0*/

/* Huawei HiNIC PCI Express Linux driver

 * Copyright(c) 2017 Huawei Technologies Co., Ltd

 *

 * This program is free software; you can redistribute it and/or modify it

 * under the terms and conditions of the GNU General Public License,

 * version 2, as published by the Free Software Foundation.

 *

 * This program is distributed in the hope it will be useful, but WITHOUT

 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or

 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License

 * for more details.

 *

 */



#ifndef HINIC_API_CMD_H_

#define HINIC_API_CMD_H_



#define HINIC_API_CMD_CELL_CTRL_CELL_LEN_SHIFT			0

#define HINIC_API_CMD_CELL_CTRL_RD_DMA_ATTR_OFF_SHIFT		16

#define HINIC_API_CMD_CELL_CTRL_WR_DMA_ATTR_OFF_SHIFT		24

#define HINIC_API_CMD_CELL_CTRL_XOR_CHKSUM_SHIFT		56



#define HINIC_API_CMD_CELL_CTRL_CELL_LEN_MASK			0x3FU

#define HINIC_API_CMD_CELL_CTRL_RD_DMA_ATTR_OFF_MASK		0x3FU

#define HINIC_API_CMD_CELL_CTRL_WR_DMA_ATTR_OFF_MASK		0x3FU

#define HINIC_API_CMD_CELL_CTRL_XOR_CHKSUM_MASK			0xFFU



#define HINIC_API_CMD_CELL_CTRL_SET(val, member)		\

		((((u64)val) & HINIC_API_CMD_CELL_CTRL_##member##_MASK) << \

		HINIC_API_CMD_CELL_CTRL_##member##_SHIFT)



#define HINIC_API_CMD_DESC_API_TYPE_SHIFT			0

#define HINIC_API_CMD_DESC_RD_WR_SHIFT				1

#define HINIC_API_CMD_DESC_MGMT_BYPASS_SHIFT			2

#define HINIC_API_CMD_DESC_RESP_AEQE_EN_SHIFT			3

#define HINIC_API_CMD_DESC_PRIV_DATA_SHIFT			8

#define HINIC_API_CMD_DESC_DEST_SHIFT				32

#define HINIC_API_CMD_DESC_SIZE_SHIFT				40

#define HINIC_API_CMD_DESC_XOR_CHKSUM_SHIFT			56



#define HINIC_API_CMD_DESC_API_TYPE_MASK			0x1U

#define HINIC_API_CMD_DESC_RD_WR_MASK				0x1U

#define HINIC_API_CMD_DESC_MGMT_BYPASS_MASK			0x1U

#define HINIC_API_CMD_DESC_RESP_AEQE_EN_MASK			0x1U

#define HINIC_API_CMD_DESC_DEST_MASK				0x1FU

#define HINIC_API_CMD_DESC_SIZE_MASK				0x7FFU

#define HINIC_API_CMD_DESC_XOR_CHKSUM_MASK			0xFFU

#define HINIC_API_CMD_DESC_PRIV_DATA_MASK			0xFFFFFFU



#define HINIC_API_CMD_DESC_SET(val, member)			\

		((((u64)val) & HINIC_API_CMD_DESC_##member##_MASK) << \

		HINIC_API_CMD_DESC_##member##_SHIFT)



#define HINIC_API_CMD_STATUS_HEADER_VALID_SHIFT			0

#define HINIC_API_CMD_STATUS_HEADER_CHAIN_ID_SHIFT		16



#define HINIC_API_CMD_STATUS_HEADER_VALID_MASK			0xFFU

#define HINIC_API_CMD_STATUS_HEADER_CHAIN_ID_MASK		0xFFU



#define HINIC_API_CMD_STATUS_VALID_CODE				0xFF



#define HINIC_API_CMD_STATUS_HEADER_GET(val, member)		\

	      (((val) >> HINIC_API_CMD_STATUS_HEADER_##member##_SHIFT) & \

	      HINIC_API_CMD_STATUS_HEADER_##member##_MASK)



#define HINIC_API_CMD_CHAIN_REQ_RESTART_SHIFT			1

#define HINIC_API_CMD_CHAIN_REQ_WB_TRIGGER_SHIFT		2



#define HINIC_API_CMD_CHAIN_REQ_RESTART_MASK			0x1U

#define HINIC_API_CMD_CHAIN_REQ_WB_TRIGGER_MASK			0x1U



#define HINIC_API_CMD_CHAIN_REQ_SET(val, member)		\

	       (((val) & HINIC_API_CMD_CHAIN_REQ_##member##_MASK) << \

	       HINIC_API_CMD_CHAIN_REQ_##member##_SHIFT)



#define HINIC_API_CMD_CHAIN_REQ_GET(val, member)		\

	      (((val) >> HINIC_API_CMD_CHAIN_REQ_##member##_SHIFT) & \

	      HINIC_API_CMD_CHAIN_REQ_##member##_MASK)



#define HINIC_API_CMD_CHAIN_REQ_CLEAR(val, member)		\

	((val) & (~(HINIC_API_CMD_CHAIN_REQ_##member##_MASK	\

		<< HINIC_API_CMD_CHAIN_REQ_##member##_SHIFT)))



#define HINIC_API_CMD_CHAIN_CTRL_RESTART_EN_SHIFT		1

#define HINIC_API_CMD_CHAIN_CTRL_XOR_ERR_SHIFT			2

#define HINIC_API_CMD_CHAIN_CTRL_AEQE_EN_SHIFT			4

#define HINIC_API_CMD_CHAIN_CTRL_AEQ_ID_SHIFT			8

#define HINIC_API_CMD_CHAIN_CTRL_XOR_CHK_EN_SHIFT		28

#define HINIC_API_CMD_CHAIN_CTRL_CELL_SIZE_SHIFT		30



#define HINIC_API_CMD_CHAIN_CTRL_RESTART_EN_MASK		0x1U

#define HINIC_API_CMD_CHAIN_CTRL_XOR_ERR_MASK			0x1U

#define HINIC_API_CMD_CHAIN_CTRL_AEQE_EN_MASK			0x1U

#define HINIC_API_CMD_CHAIN_CTRL_AEQ_ID_MASK			0x3U

#define HINIC_API_CMD_CHAIN_CTRL_XOR_CHK_EN_MASK		0x3U

#define HINIC_API_CMD_CHAIN_CTRL_CELL_SIZE_MASK			0x3U



#define HINIC_API_CMD_CHAIN_CTRL_SET(val, member)		\

	(((val) & HINIC_API_CMD_CHAIN_CTRL_##member##_MASK) << \

	HINIC_API_CMD_CHAIN_CTRL_##member##_SHIFT)



#define HINIC_API_CMD_CHAIN_CTRL_CLEAR(val, member)		\

	((val) & (~(HINIC_API_CMD_CHAIN_CTRL_##member##_MASK	\

		<< HINIC_API_CMD_CHAIN_CTRL_##member##_SHIFT)))



#define HINIC_API_CMD_RESP_HEAD_VALID_MASK		0xFF

#define HINIC_API_CMD_RESP_HEAD_VALID_CODE		0xFF



#define HINIC_API_CMD_RESP_HEADER_VALID(val)	\

		(((val) & HINIC_API_CMD_RESP_HEAD_VALID_MASK) == \

		 HINIC_API_CMD_RESP_HEAD_VALID_CODE)



#define HINIC_API_CMD_RESP_HEAD_STATUS_SHIFT		8

#define HINIC_API_CMD_RESP_HEAD_STATUS_MASK		0xFFU



#define HINIC_API_CMD_RESP_HEAD_ERR_CODE		0x1

#define HINIC_API_CMD_RESP_HEAD_ERR(val)	\

		((((val) >> HINIC_API_CMD_RESP_HEAD_STATUS_SHIFT) & \

		  HINIC_API_CMD_RESP_HEAD_STATUS_MASK) == \

		 HINIC_API_CMD_RESP_HEAD_ERR_CODE)



#define HINIC_API_CMD_RESP_HEAD_CHAIN_ID_SHIFT		16

#define HINIC_API_CMD_RESP_HEAD_CHAIN_ID_MASK		0xFF



#define HINIC_API_CMD_RESP_RESERVED			3

#define HINIC_API_CMD_RESP_HEAD_CHAIN_ID(val)	\

		(((val) >> HINIC_API_CMD_RESP_HEAD_CHAIN_ID_SHIFT) & \

		 HINIC_API_CMD_RESP_HEAD_CHAIN_ID_MASK)



#define HINIC_API_CMD_RESP_HEAD_DRIVER_PRIV_SHIFT	40

#define HINIC_API_CMD_RESP_HEAD_DRIVER_PRIV_MASK	0xFFFFFFU



#define HINIC_API_CMD_RESP_HEAD_DRIVER_PRIV(val)	\

		((u16)(((val) >> HINIC_API_CMD_RESP_HEAD_DRIVER_PRIV_SHIFT) & \

		       HINIC_API_CMD_RESP_HEAD_DRIVER_PRIV_MASK))



#define HINIC_API_CMD_STATUS_HEAD_VALID_MASK		0xFFU

#define HINIC_API_CMD_STATUS_HEAD_VALID_SHIFT		0



#define HINIC_API_CMD_STATUS_HEAD_CHAIN_ID_MASK		0xFFU

#define HINIC_API_CMD_STATUS_HEAD_CHAIN_ID_VALID_SHIFT	16



#define HINIC_API_CMD_STATUS_CONS_IDX_MASK		0xFFFFFFU

#define HINIC_API_CMD_STATUS_CONS_IDX_SHIFT		0



#define HINIC_API_CMD_STATUS_FSM_MASK			0xFU

#define HINIC_API_CMD_STATUS_FSM_SHIFT			24



#define HINIC_API_CMD_STATUS_CHKSUM_ERR_MASK		0x3U

#define HINIC_API_CMD_STATUS_CHKSUM_ERR_SHIFT		28



#define HINIC_API_CMD_STATUS_CPLD_ERR_MASK		0x1U

#define HINIC_API_CMD_STATUS_CPLD_ERR_SHIFT		30



#define HINIC_API_CMD_STATUS_CHAIN_ID(val) \

		(((val) >> HINIC_API_CMD_STATUS_HEAD_CHAIN_ID_VALID_SHIFT) & \

		 HINIC_API_CMD_STATUS_HEAD_VALID_MASK)



#define HINIC_API_CMD_STATUS_CONS_IDX(val) \

		((val) & HINIC_API_CMD_STATUS_CONS_IDX_MASK)



#define HINIC_API_CMD_STATUS_CHKSUM_ERR(val) \

		(((val) >> HINIC_API_CMD_STATUS_CHKSUM_ERR_SHIFT) & \

		 HINIC_API_CMD_STATUS_CHKSUM_ERR_MASK)



#define HINIC_API_CMD_STATUS_GET(val, member)			\

		(((val) >> HINIC_API_CMD_STATUS_##member##_SHIFT) & \

		 HINIC_API_CMD_STATUS_##member##_MASK)



enum hinic_api_cmd_chain_type {

	/* write command with completion notification */

	HINIC_API_CMD_WRITE			= 0,

	/* read command with completion notification */

	HINIC_API_CMD_READ			= 1,

	/* write to mgmt cpu command with completion  */

	HINIC_API_CMD_WRITE_TO_MGMT_CPU		= 2,

	/* multi read command with completion notification - not used */

	HINIC_API_CMD_MULTI_READ		= 3,

	/* write command without completion notification */

	HINIC_API_CMD_POLL_WRITE		= 4,

	/* read command without completion notification */

	HINIC_API_CMD_POLL_READ			= 5,

	/* read from mgmt cpu command with completion */

	HINIC_API_CMD_WRITE_ASYNC_TO_MGMT_CPU	= 6,

	HINIC_API_CMD_MAX,

};



struct hinic_api_cmd_status {

	u64 header;

	u32 buf_desc;

	u32 cell_addr_hi;

	u32 cell_addr_lo;

	u32 rsvd0;

	u64 rsvd1;

};



/* HW struct */

struct hinic_api_cmd_cell {

	u64 ctrl;



	/* address is 64 bit in HW struct */

	u64 next_cell_paddr;



	u64 desc;



	/* HW struct */

	union {

		struct {

			u64 hw_cmd_paddr;

		} write;



		struct {

			u64 hw_wb_resp_paddr;

			u64 hw_cmd_paddr;

		} read;

	};

};



struct hinic_api_cmd_resp_fmt {

	u64				header;

	u64				rsvd[3];

	u64				resp_data;

};



struct hinic_api_cmd_cell_ctxt {

	struct hinic_api_cmd_cell	*cell_vaddr;



	void				*api_cmd_vaddr;



	struct hinic_api_cmd_resp_fmt	*resp;



	struct completion		done;

	int				status;



	u32				saved_prod_idx;

};



struct hinic_api_cmd_chain_attr {

	struct hinic_hwdev		*hwdev;

	enum hinic_api_cmd_chain_type	chain_type;



	u32				num_cells;

	u16				rsp_size;

	u16				cell_size;

};



struct hinic_api_cmd_chain {

	struct hinic_hwdev		*hwdev;

	enum hinic_api_cmd_chain_type	chain_type;



	u32				num_cells;

	u16				cell_size;

	u16				rsp_size;



	/* HW members is 24 bit format */

	u32				prod_idx;

	u32				cons_idx;



	struct semaphore		sem;

	/* Async cmd can not be scheduling */

	spinlock_t			async_lock;



	dma_addr_t			wb_status_paddr;

	struct hinic_api_cmd_status	*wb_status;



	dma_addr_t			head_cell_paddr;

	struct hinic_api_cmd_cell	*head_node;



	struct hinic_api_cmd_cell_ctxt	*cell_ctxt;

	struct hinic_api_cmd_cell	*curr_node;



	struct hinic_dma_addr_align	cells_addr;



	u8				*cell_vaddr_base;

	u64				cell_paddr_base;

	u8				*rsp_vaddr_base;

	u64				rsp_paddr_base;

	u8				*buf_vaddr_base;

	u64				buf_paddr_base;

	u64				cell_size_align;

	u64				rsp_size_align;

	u64				buf_size_align;

};



int hinic_api_cmd_write(struct hinic_api_cmd_chain *chain,

			enum hinic_node_id dest, void *cmd, u16 size);



int hinic_api_cmd_read(struct hinic_api_cmd_chain *chain,

		       enum hinic_node_id dest, void *cmd, u16 size,

		       void *ack, u16 ack_size);



int hinic_api_cmd_init(struct hinic_hwdev *hwdev,

		       struct hinic_api_cmd_chain **chain);



void hinic_api_cmd_free(struct hinic_api_cmd_chain **chain);



#endif

drivers/net/ethernet/huawei/hinic/hinic_cfg.c

0 → 100644
+2478 −0

File added.

Preview size limit exceeded, changes collapsed.

drivers/net/ethernet/huawei/hinic/hinic_cfg.h

0 → 100644
+526 −0
Original line number Diff line number Diff line 
/* SPDX-License-Identifier: GPL-2.0*/

/* Huawei HiNIC PCI Express Linux driver

 * Copyright(c) 2017 Huawei Technologies Co., Ltd

 *

 * This program is free software; you can redistribute it and/or modify it

 * under the terms and conditions of the GNU General Public License,

 * version 2, as published by the Free Software Foundation.

 *

 * This program is distributed in the hope it will be useful, but WITHOUT

 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or

 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License

 * for more details.

 *

 */



#ifndef __CFG_MGT_H__

#define __CFG_MGT_H__



#include "hinic_ctx_def.h"



enum {

	CFG_FREE = 0,

	CFG_BUSY = 1

};



/* start position for CEQs allocation, Max number of CEQs is 32 */

/*lint -save -e849*/

enum {

	CFG_RDMA_CEQ_BASE       = 0

};



/*lint -restore*/

enum {

	CFG_NET_MODE_ETH = 0, /* Eth */

	CFG_NET_MODE_FIC = 1, /* FIC */

	CFG_NET_MODE_FC = 2   /* FC */

};



enum {

	SF_SVC_FT_BIT = (1 << 0),

	SF_SVC_RDMA_BIT = (1 << 1),

};



/* RDMA resource */

#define K_UNIT              BIT(10)

#define M_UNIT              BIT(20)

#define G_UNIT              BIT(30)



/* number of PFs and VFs */

#define HOST_PF_NUM         4

#define HOST_VF_NUM         0

#define HOST_OQID_MASK_VAL  2



/* L2NIC */

#define L2NIC_SQ_DEPTH      (4 * K_UNIT)

#define L2NIC_RQ_DEPTH      (4 * K_UNIT)



#define HINIC_CFG_MAX_QP    128



/* RDMA */

#define RDMA_RSVD_QPS       2

#define ROCE_MAX_WQES       (16 * K_UNIT - 1)

#define IWARP_MAX_WQES      (8 * K_UNIT)



#define RDMA_MAX_SQ_SGE     8



#define ROCE_MAX_RQ_SGE     8

#define IWARP_MAX_RQ_SGE    2



#define RDMA_MAX_SQ_DESC_SZ (1 * K_UNIT)



/* (256B(cache_line_len) - 16B(ctrl_seg_len) - 64B(max_task_seg_len)) */

#define ROCE_MAX_SQ_INLINE_DATA_SZ   192



#define IWARP_MAX_SQ_INLINE_DATA_SZ  108



#define ROCE_MAX_RQ_DESC_SZ     128

#define IWARP_MAX_RQ_DESC_SZ    64



#define IWARP_MAX_IRQ_DEPTH     1024

#define IWARP_IRQ_ENTRY_SZ      64



#define IWARP_MAX_ORQ_DEPTH     1024

#define IWARP_ORQ_ENTRY_SZ      32



#define IWARP_MAX_RTOQ_DEPTH    1024

#define IWARP_RTOQ_ENTRY_SZ     32



#define IWARP_MAX_ACKQ_DEPTH    1024

#define IWARP_ACKQ_ENTRY_SZ     16



#define ROCE_QPC_ENTRY_SZ       512

#define IWARP_QPC_ENTRY_SZ      1024



#define WQEBB_SZ                64



#define ROCE_RDMARC_ENTRY_SZ    32

#define ROCE_MAX_QP_INIT_RDMA   128

#define ROCE_MAX_QP_DEST_RDMA   128



#define ROCE_MAX_SRQ_WQES       (16 * K_UNIT - 1)

#define ROCE_RSVD_SRQS          0

#define ROCE_MAX_SRQ_SGE        7

#define ROCE_SRQC_ENTERY_SZ     64



#define RDMA_MAX_CQES       (64 * K_UNIT - 1)

#define RDMA_RSVD_CQS       0



#define RDMA_CQC_ENTRY_SZ   128



#define RDMA_CQE_SZ         32

#define RDMA_RSVD_MRWS      128

#define RDMA_MPT_ENTRY_SZ   64

#define RDMA_NUM_MTTS       (1 * G_UNIT)

#define LOG_MTT_SEG         5

#define MTT_ENTRY_SZ        8

#define LOG_RDMARC_SEG      3



#define LOCAL_ACK_DELAY     15

#define RDMA_NUM_PORTS      1

#define ROCE_MAX_MSG_SZ     (2 * G_UNIT)

#define IWARP_MAX_MSG_SZ    (1 * G_UNIT)



#define DB_PAGE_SZ          (4 * K_UNIT)

#define DWQE_SZ             256



#define NUM_PD              (128 * K_UNIT)

#define RSVD_PD             0



#define MAX_XRCDS           (64 * K_UNIT)

#define RSVD_XRCDS          0



#define MAX_GID_PER_PORT    16

#define GID_ENTRY_SZ        32

#define RSVD_LKEY           ((RDMA_RSVD_MRWS - 1) << 8)

#define NUM_COMP_VECTORS    32

#define PAGE_SZ_CAP         ((1UL << 12) | (1UL << 13) | (1UL << 14) | \

			     (1UL << 16) | (1UL << 18) | (1UL << 20) | \

			     (1UL << 22))

#define ROCE_MODE           1



#define MAX_FRPL_LEN        511

#define MAX_PKEYS           1



/* FCoE */

#define FCOE_PCTX_SZ        256

#define FCOE_CCTX_SZ        256

#define FCOE_SQE_SZ         128

#define FCOE_SCQC_SZ        64

#define FCOE_SCQE_SZ        64

#define FCOE_SRQC_SZ        64

#define FCOE_SRQE_SZ        32



/* ToE */

#define TOE_PCTX_SZ         1024

#define TOE_CQC_SZ          64



/* IoE */

#define IOE_PCTX_SZ         512



/* FC */

#define FC_PCTX_SZ          256

#define FC_CCTX_SZ          256

#define FC_SQE_SZ           128

#define FC_SCQC_SZ          64

#define FC_SCQE_SZ          64

#define FC_SRQC_SZ          64

#define FC_SRQE_SZ          32



/* OVS */

#define OVS_PCTX_SZ         256

#define OVS_SCQC_SZ         64



/* ACL */

#define ACL_PCTX_SZ		512

#define ACL_SCQC_SZ		64



struct dev_sf_svc_attr {

	bool ft_en;     /* business enable flag (not include RDMA) */

	bool ft_pf_en;  /* In FPGA Test VF resource is in PF or not,

			 * 0 - VF, 1 - PF, VF doesn't need this bit.

			 */

	bool rdma_en;

	bool rdma_pf_en;/* In FPGA Test VF RDMA resource is in PF or not,

			 * 0 - VF, 1 - PF, VF doesn't need this bit.

			 */

	u8 sf_en_vf;    /* SF_EN for PPF/PF's VF */

};



struct host_shared_resource_cap {

	u32 host_pctxs; /* Parent Context max 1M, IOE and FCoE max 8K flows */

	u32 host_cctxs; /* Child Context: max 8K */

	u32 host_scqs;  /* shared CQ, chip interface module uses 1 SCQ

			 * TOE/IOE/FCoE each uses 1 SCQ

			 * RoCE/IWARP uses multiple SCQs

			 * So 6 SCQ least

			 */

	u32 host_srqs; /* SRQ number: 256K */

	u32 host_mpts; /* MR number:1M */

};



/* device capability */

struct service_cap {

	struct dev_sf_svc_attr sf_svc_attr;

	enum cfg_svc_type_en svc_type;      /* user input service type */

	enum cfg_svc_type_en chip_svc_type; /* HW supported service type */



	/* Host global resources */

	u16 host_total_function;

	u8 host_oq_id_mask_val;

	u8 host_id;

	u8 ep_id;

	/* DO NOT get interrupt_type from firmware */

	enum intr_type interrupt_type;

	u8 intr_chip_en;

	u8 max_cos_id;  /* PF/VF's max cos id */

	u8 cos_valid_bitmap;

	u8 er_id;       /* PF/VF's ER */

	u8 port_id;     /* PF/VF's physical port */

	u8 max_vf;      /* max VF number that PF supported */

	u8 force_up;

	bool sf_en;     /* stateful business status */

	u8 timer_en;    /* 0:disable, 1:enable */

	u8 bloomfilter_en; /* 0:disable, 1:enable*/

	u16 max_sqs;

	u16 max_rqs;



	/* For test */

	u32 test_qpc_num;

	u32 test_qpc_resvd_num;

	u32 test_page_size_reorder;

	bool test_xid_alloc_mode;

	bool test_gpa_check_enable;

	u8 test_qpc_alloc_mode;

	u8 test_scqc_alloc_mode;



	u32 test_max_conn_num;

	u32 test_max_cache_conn_num;

	u32 test_scqc_num;

	u32 test_mpt_num;

	u32 test_scq_resvd_num;

	u32 test_mpt_recvd_num;

	u32 test_hash_num;

	u32 test_reorder_num;



	u32 max_connect_num; /* PF/VF maximum connection number(1M) */

	/* The maximum connections which can be stick to cache memory, max 1K */

	u16 max_stick2cache_num;

	/* Starting address in cache memory for bloom filter, 64Bytes aligned */

	u16 bfilter_start_addr;

	/* Length for bloom filter, aligned on 64Bytes. The size is length*64B.

	 * Bloom filter memory size + 1 must be power of 2.

	 * The maximum memory size of bloom filter is 4M

	 */

	u16 bfilter_len;

	/* The size of hash bucket tables, align on 64 entries.

	 * Be used to AND (&) the hash value. Bucket Size +1 must be power of 2.

	 * The maximum number of hash bucket is 4M

	 */

	u16 hash_bucket_num;

	u8 net_port_mode; /* 0:ETH,1:FIC,2:4FC */



	u32 pf_num;

	u32 pf_id_start;

	u32 vf_num;	/* max numbers of vf in current host */

	u32 vf_id_start;



	struct host_shared_resource_cap shared_res_cap; /* shared capability */

	struct dev_version_info     dev_ver_info;       /* version */

	struct nic_service_cap      nic_cap;            /* NIC capability */

	struct rdma_service_cap     rdma_cap;           /* RDMA capability */

	struct fcoe_service_cap     fcoe_cap;           /* FCoE capability */

	struct toe_service_cap      toe_cap;            /* ToE capability */

	struct fc_service_cap       fc_cap;             /* FC capability */

	struct ovs_service_cap      ovs_cap;            /* OVS capability */

	struct acl_service_cap      acl_cap;            /* ACL capability */

};



struct cfg_eq {

	enum hinic_service_type type;

	int eqn;

	int free; /* 1 - alocated, 0- freed */

};



struct cfg_eq_info {

	struct cfg_eq *eq;



	u8 num_ceq;

	u8 num_ceq_remain;



	/* mutex used for allocate EQs */

	struct mutex eq_mutex;

};



struct irq_alloc_info_st {

	enum hinic_service_type type;

	int free;                /* 1 - alocated, 0- freed */

	struct irq_info info;

};



struct cfg_irq_info {

	struct irq_alloc_info_st *alloc_info;

	u16 num_total;

	u16 num_irq_remain;

	u16 num_irq_hw;          /* device max irq number */



	/* mutex used for allocate EQs */

	struct mutex irq_mutex;

};



#define VECTOR_THRESHOLD	2



struct cfg_mgmt_info {

	struct hinic_hwdev *hwdev;

	struct service_cap  svc_cap;

	struct cfg_eq_info  eq_info;        /* EQ */

	struct cfg_irq_info irq_param_info; /* IRQ */

	u32 func_seq_num;                   /* temporary */

};



enum cfg_sub_cmd {

	/* PPF(PF) <-> FW */

	HINIC_CFG_NIC_CAP = 0,

	CFG_FW_VERSION,

	CFG_UCODE_VERSION,

	HINIC_CFG_FUNC_CAP,

	HINIC_CFG_MBOX_CAP = 6,

};



struct hinic_dev_cap {

	u8	status;

	u8	version;

	u8	rsvd0[6];



	/* Public resource */

	u8 sf_svc_attr;

	u8 host_id;

	u8 sf_en_pf;

	u8 sf_en_vf;



	u8 ep_id;

	u8 intr_type;

	u8 max_cos_id;

	u8 er_id;

	u8 port_id;

	u8 max_vf;

	u16 svc_cap_en;

	u16 host_total_func;

	u8 host_oq_id_mask_val;

	u8 max_vf_cos_id;



	u32 max_conn_num;

	u16 max_stick2cache_num;

	u16 max_bfilter_start_addr;

	u16 bfilter_len;

	u16 hash_bucket_num;

	u8 cfg_file_ver;

	u8 net_port_mode;

	u8 valid_cos_bitmap;	/* every bit indicate cos is valid */

	u8 force_up;

	u32 pf_num;

	u32 pf_id_start;

	u32 vf_num;

	u32 vf_id_start;



	/* shared resource */

	u32 host_pctx_num;

	u8 host_sf_en;

	u8 rsvd2[3];

	u32 host_ccxt_num;

	u32 host_scq_num;

	u32 host_srq_num;

	u32 host_mpt_num;



	/* l2nic */

	u16 nic_max_sq;

	u16 nic_max_rq;

	u16 nic_vf_max_sq;

	u16 nic_vf_max_rq;

	u8 nic_lro_en;

	u8 nic_lro_sz;

	u8 nic_tso_sz;

	u8 max_queue_allowed;



	/* RoCE */

	u32 roce_max_qp;

	u32 roce_max_cq;

	u32 roce_max_srq;

	u32 roce_max_mpt;



	u32 roce_vf_max_qp;

	u32 roce_vf_max_cq;

	u32 roce_vf_max_srq;

	u32 roce_vf_max_mpt;



	u32 roce_cmtt_cl_start;

	u32 roce_cmtt_cl_end;

	u32 roce_cmtt_cl_size;



	u32 roce_dmtt_cl_start;

	u32 roce_dmtt_cl_end;

	u32 roce_dmtt_cl_size;



	u32 roce_wqe_cl_start;

	u32 roce_wqe_cl_end;

	u32 roce_wqe_cl_size;



	/* IWARP */

	u32 iwarp_max_qp;

	u32 iwarp_max_cq;

	u32 iwarp_max_mpt;



	u32 iwarp_vf_max_qp;

	u32 iwarp_vf_max_cq;

	u32 iwarp_vf_max_mpt;



	u32 iwarp_cmtt_cl_start;

	u32 iwarp_cmtt_cl_end;

	u32 iwarp_cmtt_cl_size;



	u32 iwarp_dmtt_cl_start;

	u32 iwarp_dmtt_cl_end;

	u32 iwarp_dmtt_cl_size;



	u32 iwarp_wqe_cl_start;

	u32 iwarp_wqe_cl_end;

	u32 iwarp_wqe_cl_size;



	/* FCoE */

	u32 fcoe_max_qp;

	u32 fcoe_max_cq;

	u32 fcoe_max_srq;



	u32 fcoe_max_cctx;

	u32 fcoe_cctx_id_start;



	u8 fcoe_vp_id_start;

	u8 fcoe_vp_id_end;

	u8 rsvd4[2];



	/* OVS */

	u32 ovs_max_qpc;

	u8  ovs_dq_en;

	u8  rsvd5[3];



	/* ToE */

	u32 toe_max_pctx;

	u32 toe_max_cq;

	u32 toe_max_srq;

	u32 toe_srq_id_start;



	/* FC */

	u32 fc_max_pctx;

	u32 fc_max_scq;

	u32 fc_max_srq;



	u32 fc_max_cctx;

	u32 fc_cctx_id_start;



	u8 fc_vp_id_start;

	u8 fc_vp_id_end;

	u16 func_id;

};



#define VSW_UP_CFG_TIMEOUT      (0xFF00000)



#define VSW_SET_STATEFUL_BITS_TOE(flag)       \

	((flag) << VSW_STATEFUL_TOE_EN)

#define VSW_SET_STATEFUL_BITS_FCOE(flag)      \

	((flag) << VSW_STATEFUL_FCOE_EN)

#define VSW_SET_STATEFUL_BITS_IWARP(flag)     \

	((flag) << VSW_STATEFUL_IWARP_EN)

#define VSW_SET_STATEFUL_BITS_ROCE(flag)      \

	((flag) << VSW_STATEFUL_ROCE_EN)



#define VSW_GET_STATEFUL_BITS_TOE(flag)       \

	((bool)(((flag) >> VSW_STATEFUL_TOE_EN) & 0x1U))

#define VSW_GET_STATEFUL_BITS_FCOE(flag)      \

	((bool)(((flag) >> VSW_STATEFUL_FCOE_EN) & 0x1U))

#define VSW_GET_STATEFUL_BITS_IWARP(flag)     \

	((bool)(((flag) >> VSW_STATEFUL_IWARP_EN) & 0x1U))

#define VSW_GET_STATEFUL_BITS_ROCE(flag)      \

	((bool)(((flag) >> VSW_STATEFUL_ROCE_EN) & 0x1U))



enum tag_vsw_major_cmd {

	VSW_MAJOR_MISC = 10,    /* 0~9 reserved for driver */

	VSW_MAJOR_L2SWITCH,

	VSW_MAJOR_L2MULTICAST,

	VSW_MAJOR_QOS,

	VSW_MAJOR_PKTSUPS,

	VSW_MAJOR_VLANFILTER,

	VSW_MAJOR_MACFILTER,

	VSW_MAJOR_IPFILTER,

	VSW_MAJOR_VLANMAPPING,

	VSW_MAJOR_ETHTRUNK,

	VSW_MAJOR_MIRROR,

	VSW_MAJOR_DFX,

	VSW_MAJOR_ACL,

};



enum tag_vsw_minor_misc_cmd {

	VSW_MINOR_MISC_INIT_FUNC = 0,

	VSW_MINOR_MISC_SET_FUNC_SF_ENBITS,

	VSW_MINOR_MISC_GET_FUNC_SF_ENBITS,

	VSW_MINOR_MISC_CMD_MAX,

};



/* vswitch eth-trunk sub-command */

enum tag_nic_stateful_enbits {

	VSW_STATEFUL_TOE_EN   = 0,

	VSW_STATEFUL_FCOE_EN  = 1,

	VSW_STATEFUL_IWARP_EN = 2,

	VSW_STATEFUL_ROCE_EN  = 3,

};



/* function stateful enable parameters */

struct nic_misc_func_sf_enbits {

	u8  status;

	u8  version;

	u8  rsvd0[6];

	u32 function_id;

	u32 stateful_enbits; /* b0:toe, b1:fcoe, b2:iwarp, b3:roce */

	u32 stateful_enmask; /* b0:toe, b1:fcoe, b2:iwarp, b3:roce */

};



#endif