Commit 98481f3d authored by Florian Fainelli's avatar Florian Fainelli
Browse files

ARM: dts: bcm2711: Fix PCIe interrupts 



The PCIe host bridge has two interrupt lines, one that goes towards it
PCIE_INTR2 second level interrupt controller and one for its MSI second
level interrupt controller. The first interrupt line is not currently
managed by the driver, which is why it was not a functional problem.

The interrupt-map property was also only listing the PCI_INTA interrupts
when there are also the INTB, C and D.

Reported-by: default avatarJim Quinlan <jim2101024@gmail.com>
Fixes: d5c8dc0d ("ARM: dts: bcm2711: Enable PCIe controller")
Signed-off-by: default avatarFlorian Fainelli <f.fainelli@gmail.com>
parent 40f7342f

arch/arm/boot/dts/bcm2711.dtsi

+7 −1
Original line number Diff line number Diff line
@@ -506,11 +506,17 @@ 
			#address-cells = <3>;

			#interrupt-cells = <1>;

			#size-cells = <2>;

			interrupts = <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>,

			interrupts = <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>;

			interrupt-names = "pcie", "msi";

			interrupt-map-mask = <0x0 0x0 0x0 0x7>;

			interrupt-map = <0 0 0 1 &gicv2 GIC_SPI 143

							IRQ_TYPE_LEVEL_HIGH>,

					<0 0 0 2 &gicv2 GIC_SPI 144

							IRQ_TYPE_LEVEL_HIGH>,

					<0 0 0 3 &gicv2 GIC_SPI 145

							IRQ_TYPE_LEVEL_HIGH>,

					<0 0 0 4 &gicv2 GIC_SPI 146

							IRQ_TYPE_LEVEL_HIGH>;

			msi-controller;

			msi-parent = <&pcie0>;