Commit 93413514 authored by Marc Kleine-Budde's avatar Marc Kleine-Budde
Browse files

Merge branch 'document-polarfire-soc-can-controller'

Conor Dooley says:

====================
When adding the dts for PolarFire SoC, the can controllers were
omitted, so here they are...
====================

Link: https://lore.kernel.org/all/20220607065459.2035746-1-conor.dooley@microchip.com


Signed-off-by: default avatarMarc Kleine-Budde <mkl@pengutronix.de>
parents e909b43b 38a71fc0
Loading
Loading
Loading
Loading
+45 −0
Original line number Diff line number Diff line
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/net/can/microchip,mpfs-can.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title:
  Microchip PolarFire SoC (MPFS) can controller

maintainers:
  - Conor Dooley <conor.dooley@microchip.com>

allOf:
  - $ref: can-controller.yaml#

properties:
  compatible:
    const: microchip,mpfs-can

  reg:
    maxItems: 1

  interrupts:
    maxItems: 1

  clocks:
    maxItems: 1

required:
  - compatible
  - reg
  - interrupts
  - clocks

additionalProperties: false

examples:
  - |
    can@2010c000 {
        compatible = "microchip,mpfs-can";
        reg = <0x2010c000 0x1000>;
        clocks = <&clkcfg 17>;
        interrupt-parent = <&plic>;
        interrupts = <56>;
    };
+18 −0
Original line number Diff line number Diff line
@@ -330,6 +330,24 @@
			status = "disabled";
		};

		can0: can@2010c000 {
			compatible = "microchip,mpfs-can";
			reg = <0x0 0x2010c000 0x0 0x1000>;
			clocks = <&clkcfg CLK_CAN0>;
			interrupt-parent = <&plic>;
			interrupts = <56>;
			status = "disabled";
		};

		can1: can@2010d000 {
			compatible = "microchip,mpfs-can";
			reg = <0x0 0x2010d000 0x0 0x1000>;
			clocks = <&clkcfg CLK_CAN1>;
			interrupt-parent = <&plic>;
			interrupts = <57>;
			status = "disabled";
		};

		mac0: ethernet@20110000 {
			compatible = "cdns,macb";
			reg = <0x0 0x20110000 0x0 0x2000>;