Unverified Commit 8eb8fe67 authored by Icenowy Zheng's avatar Icenowy Zheng Committed by Palmer Dabbelt
Browse files

riscv: errata: fix T-Head dcache.cva encoding 



The dcache.cva encoding shown in the comments are wrong, it's for
dcache.cval1 (which is restricted to L1) instead.

Fix this in the comment and in the hardcoded instruction.

Signed-off-by: default avatarIcenowy Zheng <uwu@icenowy.me>
Tested-by: default avatarSergey Matyukevich <sergey.matyukevich@syntacore.com>
Reviewed-by: default avatarHeiko Stuebner <heiko@sntech.de>
Reviewed-by: default avatarGuo Ren <guoren@kernel.org>
Tested-by: default avatarDrew Fustini <dfustini@baylibre.com>
Link: https://lore.kernel.org/r/20230912072410.2481-1-jszhang@kernel.org


Signed-off-by: default avatarPalmer Dabbelt <palmer@rivosinc.com>
parent 1bfb2b61

arch/riscv/include/asm/errata_list.h

+2 −2
Original line number Diff line number Diff line
@@ -105,7 +105,7 @@ asm volatile(ALTERNATIVE( \ 
 * | 31 - 25 | 24 - 20 | 19 - 15 | 14 - 12 | 11 - 7 | 6 - 0 |

 *   0000001    01001      rs1       000      00000  0001011

 * dcache.cva rs1 (clean, virtual address)

 *   0000001    00100      rs1       000      00000  0001011

 *   0000001    00101      rs1       000      00000  0001011

 *

 * dcache.cipa rs1 (clean then invalidate, physical address)

 * | 31 - 25 | 24 - 20 | 19 - 15 | 14 - 12 | 11 - 7 | 6 - 0 |
@@ -118,7 +118,7 @@ asm volatile(ALTERNATIVE( \ 
 *   0000000    11001     00000      000      00000  0001011

 */

#define THEAD_inval_A0	".long 0x0265000b"

#define THEAD_clean_A0	".long 0x0245000b"

#define THEAD_clean_A0	".long 0x0255000b"

#define THEAD_flush_A0	".long 0x0275000b"

#define THEAD_SYNC_S	".long 0x0190000b"