Commit 8d039290 authored by Mugunthan V N's avatar Mugunthan V N Committed by Tony Lindgren
Browse files

ARM: dts: dra7-evm: Enable CPSW and MDIO for dra7xx EVM 



Adding CPSW phy-id, CPSW and MDIO pinmux configuration for active and
sleep states and enable them in board evm dts file.

Signed-off-by: default avatarMugunthan V N <mugunthanvnm@ti.com>
Signed-off-by: default avatarTony Lindgren <tony@atomide.com>
parent ef9c5b69

arch/arm/boot/dts/dra7-evm.dts

+106 −0
Original line number Diff line number Diff line
@@ -171,6 +171,86 @@ 
			0xd0	(PIN_OUTPUT | MUX_MODE0)	/* gpmc_be0n_cle */

		>;

	};



	cpsw_default: cpsw_default {

		pinctrl-single,pins = <

			/* Slave 1 */

			0x250 (PIN_OUTPUT | MUX_MODE0)	/* rgmii0_txc.rgmii0_txc */

			0x254 (PIN_OUTPUT | MUX_MODE0)	/* rgmii0_txctl.rgmii0_txctl */

			0x258 (PIN_OUTPUT | MUX_MODE0)	/* rgmii0_td3.rgmii0_txd3 */

			0x25c (PIN_OUTPUT | MUX_MODE0)	/* rgmii0_txd2.rgmii0_txd2 */

			0x260 (PIN_OUTPUT | MUX_MODE0)	/* rgmii0_txd1.rgmii0_txd1 */

			0x264 (PIN_OUTPUT | MUX_MODE0)	/* rgmii0_txd0.rgmii0_txd0 */

			0x268 (PIN_INPUT | MUX_MODE0)	/* rgmii0_rxc.rgmii0_rxc */

			0x26c (PIN_INPUT | MUX_MODE0)	/* rgmii0_rxctl.rgmii0_rxctl */

			0x270 (PIN_INPUT | MUX_MODE0)	/* rgmii0_rxd3.rgmii0_rxd3 */

			0x274 (PIN_INPUT | MUX_MODE0)	/* rgmii0_rxd2.rgmii0_rxd2 */

			0x278 (PIN_INPUT | MUX_MODE0)	/* rgmii0_rxd1.rgmii0_rxd1 */

			0x27c (PIN_INPUT | MUX_MODE0)	/* rgmii0_rxd0.rgmii0_rxd0 */



			/* Slave 2 */

			0x198 (PIN_OUTPUT | MUX_MODE3)	/* vin2a_d12.rgmii1_txc */

			0x19c (PIN_OUTPUT | MUX_MODE3)	/* vin2a_d13.rgmii1_tctl */

			0x1a0 (PIN_OUTPUT | MUX_MODE3)	/* vin2a_d14.rgmii1_td3 */

			0x1a4 (PIN_OUTPUT | MUX_MODE3)	/* vin2a_d15.rgmii1_td2 */

			0x1a8 (PIN_OUTPUT | MUX_MODE3)	/* vin2a_d16.rgmii1_td1 */

			0x1ac (PIN_OUTPUT | MUX_MODE3)	/* vin2a_d17.rgmii1_td0 */

			0x1b0 (PIN_INPUT | MUX_MODE3)	/* vin2a_d18.rgmii1_rclk */

			0x1b4 (PIN_INPUT | MUX_MODE3)	/* vin2a_d19.rgmii1_rctl */

			0x1b8 (PIN_INPUT | MUX_MODE3)	/* vin2a_d20.rgmii1_rd3 */

			0x1bc (PIN_INPUT | MUX_MODE3)	/* vin2a_d21.rgmii1_rd2 */

			0x1c0 (PIN_INPUT | MUX_MODE3)	/* vin2a_d22.rgmii1_rd1 */

			0x1c4 (PIN_INPUT | MUX_MODE3)	/* vin2a_d23.rgmii1_rd0 */

		>;



	};



	cpsw_sleep: cpsw_sleep {

		pinctrl-single,pins = <

			/* Slave 1 */

			0x250 (MUX_MODE15)

			0x254 (MUX_MODE15)

			0x258 (MUX_MODE15)

			0x25c (MUX_MODE15)

			0x260 (MUX_MODE15)

			0x264 (MUX_MODE15)

			0x268 (MUX_MODE15)

			0x26c (MUX_MODE15)

			0x270 (MUX_MODE15)

			0x274 (MUX_MODE15)

			0x278 (MUX_MODE15)

			0x27c (MUX_MODE15)



			/* Slave 2 */

			0x198 (MUX_MODE15)

			0x19c (MUX_MODE15)

			0x1a0 (MUX_MODE15)

			0x1a4 (MUX_MODE15)

			0x1a8 (MUX_MODE15)

			0x1ac (MUX_MODE15)

			0x1b0 (MUX_MODE15)

			0x1b4 (MUX_MODE15)

			0x1b8 (MUX_MODE15)

			0x1bc (MUX_MODE15)

			0x1c0 (MUX_MODE15)

			0x1c4 (MUX_MODE15)

		>;

	};



	davinci_mdio_default: davinci_mdio_default {

		pinctrl-single,pins = <

			0x23c (PIN_OUTPUT_PULLUP | MUX_MODE0)	/* mdio_d.mdio_d */

			0x240 (PIN_INPUT_PULLUP | MUX_MODE0)	/* mdio_clk.mdio_clk */

		>;

	};



	davinci_mdio_sleep: davinci_mdio_sleep {

		pinctrl-single,pins = <

			0x23c (MUX_MODE15)

			0x240 (MUX_MODE15)

		>;

	};



};



&i2c1 {
@@ -528,3 +608,29 @@ 
	ti,no-reset-on-init;

	ti,no-idle-on-init;

};



&mac {

	status = "okay";

	pinctrl-names = "default", "sleep";

	pinctrl-0 = <&cpsw_default>;

	pinctrl-1 = <&cpsw_sleep>;

	dual_emac;

};



&cpsw_emac0 {

	phy_id = <&davinci_mdio>, <2>;

	phy-mode = "rgmii";

	dual_emac_res_vlan = <1>;

};



&cpsw_emac1 {

	phy_id = <&davinci_mdio>, <3>;

	phy-mode = "rgmii";

	dual_emac_res_vlan = <2>;

};



&davinci_mdio {

	pinctrl-names = "default", "sleep";

	pinctrl-0 = <&davinci_mdio_default>;

	pinctrl-1 = <&davinci_mdio_sleep>;

};