Commit 86a378bb authored by Enric Balletbo i Serra's avatar Enric Balletbo i Serra Committed by Matthias Brugger
Browse files

dt-bindings: power: Add MT8183 power domains 



Add power domains dt-bindings for MT8183.

Signed-off-by: default avatarMatthias Brugger <mbrugger@suse.com>
Signed-off-by: default avatarEnric Balletbo i Serra <enric.balletbo@collabora.com>
Acked-by: default avatarRob Herring <robh@kernel.org>
Link: https://lore.kernel.org/r/20201030113622.201188-11-enric.balletbo@collabora.com


Signed-off-by: default avatarMatthias Brugger <matthias.bgg@gmail.com>
parent d392fe78

Documentation/devicetree/bindings/power/mediatek,power-controller.yaml

+2 −0
Original line number Diff line number Diff line
@@ -24,6 +24,7 @@ properties: 
  compatible:

    enum:

      - mediatek,mt8173-power-controller

      - mediatek,mt8183-power-controller



  '#power-domain-cells':

    const: 1
@@ -58,6 +59,7 @@ patternProperties: 
        description: |

          Power domain index. Valid values are defined in:

              "include/dt-bindings/power/mt8173-power.h" - for MT8173 type power domain.

              "include/dt-bindings/power/mt8183-power.h" - for MT8183 type power domain.

        maxItems: 1



      clocks:

include/dt-bindings/power/mt8183-power.h

0 → 100644
+26 −0
Original line number Diff line number Diff line 
/* SPDX-License-Identifier: GPL-2.0 */

/*

 * Copyright (c) 2020 MediaTek Inc.

 * Author: Weiyi Lu <weiyi.lu@mediatek.com>

 */



#ifndef _DT_BINDINGS_POWER_MT8183_POWER_H

#define _DT_BINDINGS_POWER_MT8183_POWER_H



#define MT8183_POWER_DOMAIN_AUDIO	0

#define MT8183_POWER_DOMAIN_CONN	1

#define MT8183_POWER_DOMAIN_MFG_ASYNC	2

#define MT8183_POWER_DOMAIN_MFG		3

#define MT8183_POWER_DOMAIN_MFG_CORE0	4

#define MT8183_POWER_DOMAIN_MFG_CORE1	5

#define MT8183_POWER_DOMAIN_MFG_2D	6

#define MT8183_POWER_DOMAIN_DISP	7

#define MT8183_POWER_DOMAIN_CAM		8

#define MT8183_POWER_DOMAIN_ISP		9

#define MT8183_POWER_DOMAIN_VDEC	10

#define MT8183_POWER_DOMAIN_VENC	11

#define MT8183_POWER_DOMAIN_VPU_TOP	12

#define MT8183_POWER_DOMAIN_VPU_CORE0	13

#define MT8183_POWER_DOMAIN_VPU_CORE1	14



#endif /* _DT_BINDINGS_POWER_MT8183_POWER_H */