Commit 84b66b21 authored by Amit Nischal's avatar Amit Nischal Committed by Stephen Boyd
Browse files

dt-bindings: clock: Introduce QCOM Video clock bindings 



Add device tree bindings for video clock controller for
Qualcomm Technology Inc's SoCs.

Signed-off-by: default avatarAmit Nischal <anischal@codeaurora.org>
Signed-off-by: default avatarStephen Boyd <sboyd@kernel.org>
parent 06391edd

Documentation/devicetree/bindings/clock/qcom,videocc.txt

0 → 100644
+19 −0
Original line number Diff line number Diff line 
Qualcomm Video Clock & Reset Controller Binding

-----------------------------------------------



Required properties :

- compatible : shall contain "qcom,sdm845-videocc"

- reg : shall contain base register location and length

- #clock-cells : from common clock binding, shall contain 1.

- #power-domain-cells : from generic power domain binding, shall contain 1.



Optional properties :

- #reset-cells : from common reset binding, shall contain 1.



Example:

	videocc: clock-controller@ab00000 {

		compatible = "qcom,sdm845-videocc";

		reg = <0xab00000 0x10000>;

		#clock-cells = <1>;

		#power-domain-cells = <1>;

	};

include/dt-bindings/clock/qcom,videocc-sdm845.h

0 → 100644
+35 −0
Original line number Diff line number Diff line 
/* SPDX-License-Identifier: GPL-2.0 */

/*

 * Copyright (c) 2018, The Linux Foundation. All rights reserved.

 */



#ifndef _DT_BINDINGS_CLK_SDM_VIDEO_CC_SDM845_H

#define _DT_BINDINGS_CLK_SDM_VIDEO_CC_SDM845_H



/* VIDEO_CC clock registers */

#define VIDEO_CC_APB_CLK		0

#define VIDEO_CC_AT_CLK			1

#define VIDEO_CC_QDSS_TRIG_CLK		2

#define VIDEO_CC_QDSS_TSCTR_DIV8_CLK	3

#define VIDEO_CC_VCODEC0_AXI_CLK	4

#define VIDEO_CC_VCODEC0_CORE_CLK	5

#define VIDEO_CC_VCODEC1_AXI_CLK	6

#define VIDEO_CC_VCODEC1_CORE_CLK	7

#define VIDEO_CC_VENUS_AHB_CLK		8

#define VIDEO_CC_VENUS_CLK_SRC		9

#define VIDEO_CC_VENUS_CTL_AXI_CLK	10

#define VIDEO_CC_VENUS_CTL_CORE_CLK	11

#define VIDEO_PLL0			12



/* VIDEO_CC Resets */

#define VIDEO_CC_VENUS_BCR		0

#define VIDEO_CC_VCODEC0_BCR		1

#define VIDEO_CC_VCODEC1_BCR		2

#define VIDEO_CC_INTERFACE_BCR		3



/* VIDEO_CC GDSCRs */

#define VENUS_GDSC			0

#define VCODEC0_GDSC			1

#define VCODEC1_GDSC			2



#endif