Commit 83f865d7 authored by Álvaro Fernández Rojas's avatar Álvaro Fernández Rojas Committed by Thomas Bogendoerfer
Browse files

mips: bmips: dts: add BCM6328 reset controller support 



BCM6328 SoCs have a reset controller for certain components.

Signed-off-by: default avatarÁlvaro Fernández Rojas <noltari@gmail.com>
Acked-by: default avatarFlorian Fainelli <f.fainelli@gmail.com>
Reviewed-by: default avatarRob Herring <robh@kernel.org>
Signed-off-by: default avatarThomas Bogendoerfer <tsbogend@alpha.franken.de>
parent aac02543

arch/mips/boot/dts/brcm/bcm6328.dtsi

+6 −0
Original line number Diff line number Diff line
@@ -57,6 +57,12 @@ 
			#clock-cells = <1>;

		};



		periph_rst: reset-controller@10000010 {

			compatible = "brcm,bcm6345-reset";

			reg = <0x10000010 0x4>;

			#reset-cells = <1>;

		};



		periph_intc: interrupt-controller@10000020 {

			compatible = "brcm,bcm6345-l1-intc";

			reg = <0x10000020 0x10>,

include/dt-bindings/reset/bcm6328-reset.h

0 → 100644
+18 −0
Original line number Diff line number Diff line 
/* SPDX-License-Identifier: GPL-2.0+ */



#ifndef __DT_BINDINGS_RESET_BCM6328_H

#define __DT_BINDINGS_RESET_BCM6328_H



#define BCM6328_RST_SPI		0

#define BCM6328_RST_EPHY	1

#define BCM6328_RST_SAR		2

#define BCM6328_RST_ENETSW	3

#define BCM6328_RST_USBS	4

#define BCM6328_RST_USBH	5

#define BCM6328_RST_PCM		6

#define BCM6328_RST_PCIE_CORE	7

#define BCM6328_RST_PCIE	8

#define BCM6328_RST_PCIE_EXT	9

#define BCM6328_RST_PCIE_HARD	10



#endif /* __DT_BINDINGS_RESET_BCM6328_H */