Commit 7ef9c45a authored by Biju Das's avatar Biju Das Committed by Geert Uytterhoeven
Browse files

clk: renesas: r9a07g044: Add mux and divider for G clock 



G clock is sourced from PLL3 and PLL6. The output of the mux is
connected to divider.

This patch adds a mux and divider for getting different rates from
this clock sources.

Signed-off-by: default avatarBiju Das <biju.das.jz@bp.renesas.com>
Reviewed-by: default avatarLad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Link: https://lore.kernel.org/r/20211203115154.31864-3-biju.das.jz@bp.renesas.com


Signed-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
parent 98ee8b2f

drivers/clk/renesas/r9a07g044-cpg.c

+6 −0
Original line number Diff line number Diff line
@@ -50,6 +50,7 @@ enum clk_ids { 
	CLK_PLL2_SDHI_266,

	CLK_SD0_DIV4,

	CLK_SD1_DIV4,

	CLK_SEL_GPU2,



	/* Module Clocks */

	MOD_CLK_BASE,
@@ -77,6 +78,7 @@ static const struct clk_div_table dtable_1_32[] = { 
static const char * const sel_pll3_3[] = { ".pll3_533", ".pll3_400" };

static const char * const sel_pll6_2[]	= { ".pll6_250", ".pll5_250" };

static const char * const sel_shdi[] = { ".clk_533", ".clk_400", ".clk_266" };

static const char * const sel_gpu2[] = { ".pll6", ".pll3_div2_2" };



static const struct cpg_core_clk r9a07g044_core_clks[] __initconst = {

	/* External Clock Inputs */
@@ -116,6 +118,8 @@ static const struct cpg_core_clk r9a07g044_core_clks[] __initconst = { 


	DEF_FIXED(".pll5_250", CLK_PLL5_250, CLK_PLL5_FOUT3, 1, 2),

	DEF_FIXED(".pll6_250", CLK_PLL6_250, CLK_PLL6, 1, 2),

	DEF_MUX(".sel_gpu2", CLK_SEL_GPU2, SEL_GPU2,

		sel_gpu2, ARRAY_SIZE(sel_gpu2), 0, CLK_MUX_READ_ONLY),



	/* Core output clk */

	DEF_DIV("I", R9A07G044_CLK_I, CLK_PLL1, DIVPL1A, dtable_1_8,
@@ -141,6 +145,8 @@ static const struct cpg_core_clk r9a07g044_core_clks[] __initconst = { 
		   sel_shdi, ARRAY_SIZE(sel_shdi)),

	DEF_FIXED("SD0_DIV4", CLK_SD0_DIV4, R9A07G044_CLK_SD0, 1, 4),

	DEF_FIXED("SD1_DIV4", CLK_SD1_DIV4, R9A07G044_CLK_SD1, 1, 4),

	DEF_DIV("G", R9A07G044_CLK_G, CLK_SEL_GPU2, DIVGPU, dtable_1_8,

		CLK_DIVIDER_HIWORD_MASK),

};



static struct rzg2l_mod_clk r9a07g044_mod_clks[] = {

drivers/clk/renesas/rzg2l-cpg.h

+4 −0
Original line number Diff line number Diff line
@@ -12,9 +12,11 @@ 
#define CPG_PL1_DDIV		(0x200)

#define CPG_PL2_DDIV		(0x204)

#define CPG_PL3A_DDIV		(0x208)

#define CPG_PL6_DDIV		(0x210)

#define CPG_PL2SDHI_DSEL	(0x218)

#define CPG_CLKSTATUS		(0x280)

#define CPG_PL3_SSEL		(0x408)

#define CPG_PL6_SSEL		(0x414)

#define CPG_PL6_ETH_SSEL	(0x418)



#define CPG_CLKSTATUS_SELSDHI0_STS	BIT(28)
@@ -35,12 +37,14 @@ 
#define DIVPL3A		DDIV_PACK(CPG_PL3A_DDIV, 0, 3)

#define DIVPL3B		DDIV_PACK(CPG_PL3A_DDIV, 4, 3)

#define DIVPL3C		DDIV_PACK(CPG_PL3A_DDIV, 8, 3)

#define DIVGPU		DDIV_PACK(CPG_PL6_DDIV, 0, 2)



#define SEL_PLL_PACK(offset, bitpos, size) \

		(((offset) << 20) | ((bitpos) << 12) | ((size) << 8))



#define SEL_PLL3_3	SEL_PLL_PACK(CPG_PL3_SSEL, 8, 1)

#define SEL_PLL6_2	SEL_PLL_PACK(CPG_PL6_ETH_SSEL, 0, 1)

#define SEL_GPU2	SEL_PLL_PACK(CPG_PL6_SSEL, 12, 1)



#define SEL_SDHI0	DDIV_PACK(CPG_PL2SDHI_DSEL, 0, 2)

#define SEL_SDHI1	DDIV_PACK(CPG_PL2SDHI_DSEL, 4, 2)