+2
−0
Loading
Allow phylib specification of cases where hardware needs to configure PHYs for Internal Delay only on either RX or TX (not both). Signed-off-by:Kim Phillips <kim.phillips@freescale.com> Tested-by:
Anton Vorontsov <avorontsov@ru.mvista.com> Acked-by:
Li Yang <leoli@freescale.com> Signed-off-by:
Jeff Garzik <jeff@garzik.org>