Unverified Commit 7512eaf5 authored by Pratyush Yadav's avatar Pratyush Yadav Committed by Mark Brown
Browse files

spi: cadence-quadspi: Fix dummy cycle calculation when buswidth > 1 



SPI MEM deals with dummy bytes but the controller deals with dummy
cycles. Multiplying bytes by 8 is correct if the dummy phase uses 1S
mode since 1 byte will be sent in 8 cycles. But if the dummy phase uses
4S mode then 1 byte will be sent in 2 cycles.

To correctly translate dummy bytes to dummy cycles, the dummy buswidth
also needs to be taken into account. Divide 8 by the buswidth to get the
correct multiplier for getting the number of cycles.

Signed-off-by: default avatarPratyush Yadav <p.yadav@ti.com>
Link: https://lore.kernel.org/r/20201222184425.7028-5-p.yadav@ti.com


Signed-off-by: default avatarMark Brown <broonie@kernel.org>
parent 888d517b

drivers/spi/spi-cadence-quadspi.c

+1 −1
Original line number Diff line number Diff line
@@ -294,7 +294,7 @@ static unsigned int cqspi_calc_dummy(const struct spi_mem_op *op) 
{

	unsigned int dummy_clk;



	dummy_clk = op->dummy.nbytes * 8;

	dummy_clk = op->dummy.nbytes * (8 / op->dummy.buswidth);



	return dummy_clk;

}