Commit 745b7908 authored by Aidan MacDonald's avatar Aidan MacDonald Committed by Thomas Bogendoerfer
Browse files

mips: dts: ingenic: Remove unnecessary AIC clocks



The "ext" and "pll half" clocks don't belong in the DT. They are
not consumed directly by the AIC and are only used as the parent
clocks of the "i2s" clock. An operating system should be able to
figure out that information itself because it presumably knows the
layout of the clock tree.

Removing these from the DT should be safe from a compatibility
point of view because the jz4740-i2s driver in Linux does not, and
never did depend on them.

Signed-off-by: default avatarAidan MacDonald <aidanmacdonald.0x0@gmail.com>
Link: https://lore.kernel.org/all/20221028103418.17578-1-aidanmacdonald.0x0@gmail.com/


Reviewed-by: default avatarPaul Cercueil <paul@crapouillou.net>
Signed-off-by: default avatarThomas Bogendoerfer <tsbogend@alpha.franken.de>
parent 44c026a7
Loading
Loading
Loading
Loading
+2 −5
Original line number Diff line number Diff line
@@ -198,11 +198,8 @@

		#sound-dai-cells = <0>;

		clocks = <&cgu JZ4725B_CLK_AIC>,
			 <&cgu JZ4725B_CLK_I2S>,
			 <&cgu JZ4725B_CLK_EXT>,
			 <&cgu JZ4725B_CLK_PLL_HALF>;
		clock-names = "aic", "i2s", "ext", "pll half";
		clocks = <&cgu JZ4725B_CLK_AIC>, <&cgu JZ4725B_CLK_I2S>;
		clock-names = "aic", "i2s";

		interrupt-parent = <&intc>;
		interrupts = <10>;
+2 −5
Original line number Diff line number Diff line
@@ -192,11 +192,8 @@
		interrupt-parent = <&intc>;
		interrupts = <18>;

		clocks = <&cgu JZ4740_CLK_AIC>,
			 <&cgu JZ4740_CLK_I2S>,
			 <&cgu JZ4740_CLK_EXT>,
			 <&cgu JZ4740_CLK_PLL_HALF>;
		clock-names = "aic", "i2s", "ext", "pll half";
		clocks = <&cgu JZ4740_CLK_AIC>, <&cgu JZ4740_CLK_I2S>;
		clock-names = "aic", "i2s";

		dmas = <&dmac 25 0xffffffff>, <&dmac 24 0xffffffff>;
		dma-names = "rx", "tx";
+2 −3
Original line number Diff line number Diff line
@@ -238,9 +238,8 @@

		#sound-dai-cells = <0>;

		clocks = <&cgu JZ4770_CLK_AIC>, <&cgu JZ4770_CLK_I2S>,
			 <&cgu JZ4770_CLK_EXT>, <&cgu JZ4770_CLK_PLL0>;
		clock-names = "aic", "i2s", "ext", "pll half";
		clocks = <&cgu JZ4770_CLK_AIC>, <&cgu JZ4770_CLK_I2S>;
		clock-names = "aic", "i2s";

		interrupt-parent = <&intc>;
		interrupts = <34>;