Commit 73b30441 authored by Suraj Upadhyay's avatar Suraj Upadhyay Committed by Greg Kroah-Hartman
Browse files

staging: qlge: qlge_dbg: Simplify while statements

parent dd7f1b6f
Loading
Loading
Loading
Loading
+2 −3
Original line number Diff line number Diff line
@@ -42,9 +42,9 @@ static int ql_wait_other_func_reg_rdy(struct ql_adapter *qdev, u32 reg,
				      u32 bit, u32 err_bit)
{
	u32 temp;
	int count = 10;
	int count;

	while (count) {
	for (count = 10; count; count--) {
		temp = ql_read_other_func_reg(qdev, reg);

		/* check for errors */
@@ -53,7 +53,6 @@ static int ql_wait_other_func_reg_rdy(struct ql_adapter *qdev, u32 reg,
		else if (temp & bit)
			return 0;
		mdelay(10);
		count--;
	}
	return -1;
}