Commit 6fc655ed authored by Conor Dooley's avatar Conor Dooley
Browse files

riscv: dts: microchip: icicle: update pci address properties 



For the v2022.09 reference design the PCI root port's data region has
been moved to FIC1 from FIC0. This is a shorter path, allowing for
higher clock rates and improved through-put. As a result, the address at
which the PCIe's data region appears to the core complex has changed.
The config region's address is unchanged.

As FIC0 is no longer used, its clock can be removed too.

Signed-off-by: default avatarConor Dooley <conor.dooley@microchip.com>
parent 99d451a7

arch/riscv/boot/dts/microchip/mpfs-icicle-kit-fabric.dtsi

+5 −5
Original line number Diff line number Diff line
@@ -38,13 +38,13 @@ 
		clock-frequency = <125000000>;

	};



	pcie: pcie@2000000000 {

	pcie: pcie@3000000000 {

		compatible = "microchip,pcie-host-1.0";

		#address-cells = <0x3>;

		#interrupt-cells = <0x1>;

		#size-cells = <0x2>;

		device_type = "pci";

		reg = <0x20 0x0 0x0 0x8000000>, <0x0 0x43000000 0x0 0x10000>;

		reg = <0x30 0x0 0x0 0x8000000>, <0x0 0x43000000 0x0 0x10000>;

		reg-names = "cfg", "apb";

		bus-range = <0x0 0x7f>;

		interrupt-parent = <&plic>;
@@ -54,9 +54,9 @@ 
				<0 0 0 3 &pcie_intc 2>,

				<0 0 0 4 &pcie_intc 3>;

		interrupt-map-mask = <0 0 0 7>;

		clocks = <&fabric_clk1>, <&fabric_clk1>, <&fabric_clk3>;

		clock-names = "fic0", "fic1", "fic3";

		ranges = <0x3000000 0x0 0x8000000 0x20 0x8000000 0x0 0x80000000>;

		clocks = <&fabric_clk1>, <&fabric_clk3>;

		clock-names = "fic1", "fic3";

		ranges = <0x3000000 0x0 0x8000000 0x30 0x8000000 0x0 0x80000000>;

		dma-ranges = <0x02000000 0x0 0x00000000 0x0 0x00000000 0x1 0x00000000>;

		msi-parent = <&pcie>;

		msi-controller;