+32
−0
+0
−37
Loading
mainline inclusion from mainline-v5.11-rc1 commit f598181a category: feature bugzilla: https://gitee.com/openeuler/kernel/issues/IAU6ZD Reference: https://github.com/torvalds/linux/commit/f598181acfb36f67e1de138cbe80a7db497f7d8c -------------------------------- commit f598181a upstream This shouldn't be dependent on PCI_MSI. HPET and I/O-APIC can deliver interrupts through MSI without having any PCI in the system at all. Signed-off-by:David Woodhouse <dwmw@amazon.co.uk> Signed-off-by:
Thomas Gleixner <tglx@linutronix.de> Link: https://lore.kernel.org/r/20201024213535.443185-10-dwmw2@infradead.org Signed-off-by:
PvsNarasimha <PVS.NarasimhaRao@amd.com>