Commit 6b7d5394 authored by Kishon Vijay Abraham I's avatar Kishon Vijay Abraham I Committed by Lorenzo Pieralisi
Browse files

dt-bindings: PCI: ti,j721e: Add endpoint mode dt-bindings for TI's AM64 SoC 

Add endpoint mode dt-bindings for TI's AM64 SoC. This is the same IP
used in J7200, however AM64 is a non-coherent architecture.

Link: https://lore.kernel.org/r/20210308063550.6227-4-kishon@ti.com


Signed-off-by: default avatarKishon Vijay Abraham I <kishon@ti.com>
Signed-off-by: default avatarLorenzo Pieralisi <lorenzo.pieralisi@arm.com>
Reviewed-by: default avatarRob Herring <robh@kernel.org>
parent 3201f355

Documentation/devicetree/bindings/pci/ti,j721e-pci-ep.yaml

+5 −4
Original line number Diff line number Diff line
@@ -16,12 +16,14 @@ allOf: 
properties:

  compatible:

    oneOf:

      - description: PCIe EP controller in J7200

      - const: ti,j721e-pcie-ep

      - description: PCIe EP controller in AM64

        items:

          - const: ti,j7200-pcie-ep

          - const: ti,am64-pcie-ep

          - const: ti,j721e-pcie-ep

      - description: PCIe EP controller in J721E

      - description: PCIe EP controller in J7200

        items:

          - const: ti,j7200-pcie-ep

          - const: ti,j721e-pcie-ep



  reg:
@@ -66,7 +68,6 @@ required: 
  - power-domains

  - clocks

  - clock-names

  - dma-coherent

  - max-functions

  - phys

  - phy-names