Commit 6b3c5978 authored by Dinh Nguyen's avatar Dinh Nguyen Committed by Stephen Boyd
Browse files

dt-bindings: documentation: add clock bindings information for Agilex 



Document the Agilex clock bindings, and add the clock header file. The
clock header is an enumeration of all the different clocks on the Agilex
platform.

Signed-off-by: default avatarDinh Nguyen <dinguyen@kernel.org>
Reviewed-by: default avatarRob Herring <robh@kernel.org>
Link: https://lkml.kernel.org/r/20200512181647.5071-4-dinguyen@kernel.org


Signed-off-by: default avatarStephen Boyd <sboyd@kernel.org>
parent d52579ce

Documentation/devicetree/bindings/clock/intel,agilex.yaml

0 → 100644
+46 −0
Original line number Diff line number Diff line 
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)

%YAML 1.2

---

$id: http://devicetree.org/schemas/clock/intel,agilex.yaml#

$schema: http://devicetree.org/meta-schemas/core.yaml#



title: Intel SoCFPGA Agilex platform clock controller binding



maintainers:

  - Dinh Nguyen <dinguyen@kernel.org>



description:

  The Intel Agilex Clock controller is an integrated clock controller, which

  generates and supplies to all modules.



properties:

  compatible:

    const: intel,agilex-clkmgr



  '#clock-cells':

    const: 1



  reg:

    maxItems: 1



  clocks:

    maxItems: 1



required:

  - compatible

  - reg

  - clocks

  - '#clock-cells'



additionalProperties: false



examples:

  # Clock controller node:

  - |

    clkmgr: clock-controller@ffd10000 {

      compatible = "intel,agilex-clkmgr";

      reg = <0xffd10000 0x1000>;

      clocks = <&osc1>;

      #clock-cells = <1>;

    };

...

include/dt-bindings/clock/agilex-clock.h

0 → 100644
+70 −0
Original line number Diff line number Diff line 
/* SPDX-License-Identifier: GPL-2.0 */

/*

 * Copyright (C) 2019, Intel Corporation

 */



#ifndef __AGILEX_CLOCK_H

#define __AGILEX_CLOCK_H



/* fixed rate clocks */

#define AGILEX_OSC1			0

#define AGILEX_CB_INTOSC_HS_DIV2_CLK	1

#define AGILEX_CB_INTOSC_LS_CLK		2

#define AGILEX_L4_SYS_FREE_CLK		3

#define AGILEX_F2S_FREE_CLK		4



/* PLL clocks */

#define AGILEX_MAIN_PLL_CLK		5

#define AGILEX_MAIN_PLL_C0_CLK		6

#define AGILEX_MAIN_PLL_C1_CLK		7

#define AGILEX_MAIN_PLL_C2_CLK		8

#define AGILEX_MAIN_PLL_C3_CLK		9

#define AGILEX_PERIPH_PLL_CLK		10

#define AGILEX_PERIPH_PLL_C0_CLK	11

#define AGILEX_PERIPH_PLL_C1_CLK	12

#define AGILEX_PERIPH_PLL_C2_CLK	13

#define AGILEX_PERIPH_PLL_C3_CLK	14

#define AGILEX_MPU_FREE_CLK		15

#define AGILEX_MPU_CCU_CLK		16

#define AGILEX_BOOT_CLK			17



/* fixed factor clocks */

#define AGILEX_L3_MAIN_FREE_CLK		18

#define AGILEX_NOC_FREE_CLK		19

#define AGILEX_S2F_USR0_CLK		20

#define AGILEX_NOC_CLK			21

#define AGILEX_EMAC_A_FREE_CLK		22

#define AGILEX_EMAC_B_FREE_CLK		23

#define AGILEX_EMAC_PTP_FREE_CLK	24

#define AGILEX_GPIO_DB_FREE_CLK		25

#define AGILEX_SDMMC_FREE_CLK		26

#define AGILEX_S2F_USER0_FREE_CLK	27

#define AGILEX_S2F_USER1_FREE_CLK	28

#define AGILEX_PSI_REF_FREE_CLK		29



/* Gate clocks */

#define AGILEX_MPU_CLK			30

#define AGILEX_MPU_L2RAM_CLK		31

#define AGILEX_MPU_PERIPH_CLK		32

#define AGILEX_L4_MAIN_CLK		33

#define AGILEX_L4_MP_CLK		34

#define AGILEX_L4_SP_CLK		35

#define AGILEX_CS_AT_CLK		36

#define AGILEX_CS_TRACE_CLK		37

#define AGILEX_CS_PDBG_CLK		38

#define AGILEX_CS_TIMER_CLK		39

#define AGILEX_S2F_USER0_CLK		40

#define AGILEX_EMAC0_CLK		41

#define AGILEX_EMAC1_CLK		43

#define AGILEX_EMAC2_CLK		44

#define AGILEX_EMAC_PTP_CLK		45

#define AGILEX_GPIO_DB_CLK		46

#define AGILEX_NAND_CLK			47

#define AGILEX_PSI_REF_CLK		48

#define AGILEX_S2F_USER1_CLK		49

#define AGILEX_SDMMC_CLK		50

#define AGILEX_SPI_M_CLK		51

#define AGILEX_USB_CLK			52

#define AGILEX_NUM_CLKS			53



#endif	/* __AGILEX_CLOCK_H */