net: hns3: add some link modes for hisilicon device

mainline inclusion
from mainline-v6.7-rc1
commit 8ee2843f4d52026ab67e7577eaa49d444e1976b8
category: feature
bugzilla: https://gitee.com/openeuler/kernel/issues/I8E4XS
CVE: NA

Reference: https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/commit/?id=8ee2843f4d52026ab67e7577eaa49d444e1976b8



----------------------------------------------------------------------

Add HCLGE_SUPPORT_50G_R1_BIT and HCLGE_SUPPORT_100G_R2_BIT two
capability bits and Corresponding link modes.

Signed-off-by: Hao Chen <chenhao418@huawei.com>
Signed-off-by: Jijie Shao <shaojijie@huawei.com>
Reviewed-by: Wojciech Drewek <wojciech.drewek@intel.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
Signed-off-by: Jiantao Xiao <xiaojiantao1@h-partners.com>