Commit 6796f54e authored by Kunihiko Hayashi's avatar Kunihiko Hayashi Committed by Rob Herring
Browse files

dt-bindings: soc: socionext: Add UniPhier SD interface block



Add devicetree binding schema for the SD interface block implemented on
Socionext Uniphier SoCs.

This SD interface block is attached outside SDHC, and has some SD related
functions such as clock control, reset control, mode switch, and so on.

Signed-off-by: default avatarKunihiko Hayashi <hayashi.kunihiko@socionext.com>
Reviewed-by: default avatarKrzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Link: https://lore.kernel.org/r/20221213082449.2721-15-hayashi.kunihiko@socionext.com


Signed-off-by: default avatarRob Herring <robh@kernel.org>
parent b3ad9754
Loading
Loading
Loading
Loading
+61 −0
Original line number Diff line number Diff line
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/soc/socionext/socionext,uniphier-sdctrl.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Socionext UniPhier SD interface logic

maintainers:
  - Kunihiko Hayashi <hayashi.kunihiko@socionext.com>

description: |+
  SD interface logic implemented on Socionext UniPhier SoCs is
  attached outside SDHC, and has some SD related functions such as
  clock control, reset control, mode switch, and so on.

properties:
  compatible:
    items:
      - enum:
          - socionext,uniphier-pro5-sdctrl
          - socionext,uniphier-pxs2-sdctrl
          - socionext,uniphier-ld11-sdctrl
          - socionext,uniphier-ld20-sdctrl
          - socionext,uniphier-pxs3-sdctrl
          - socionext,uniphier-nx1-sdctrl
      - const: simple-mfd
      - const: syscon

  reg:
    maxItems: 1

  clock-controller:
    $ref: /schemas/clock/socionext,uniphier-clock.yaml#

  reset-controller:
    $ref: /schemas/reset/socionext,uniphier-reset.yaml#

required:
  - compatible
  - reg

additionalProperties: false

examples:
  - |
    syscon@59810000 {
        compatible = "socionext,uniphier-ld20-sdctrl",
                     "simple-mfd", "syscon";
        reg = <0x59810000 0x400>;

        clock-controller {
            compatible = "socionext,uniphier-ld20-sd-clock";
            #clock-cells = <1>;
        };

        reset-controller {
            compatible = "socionext,uniphier-ld20-sd-reset";
            #reset-cells = <1>;
        };
    };