Commit 5b4cf0f6 authored by Shradha Todi's avatar Shradha Todi Committed by Bjorn Helgaas
Browse files

PCI: dwc: Add upper limit address for outbound iATU 

The size parameter is unsigned long type which can accept size > 4GB. In
that case, the upper limit address must be programmed. Add support to
program the upper limit address and set INCREASE_REGION_SIZE in case size >
4GB.

Link: https://lore.kernel.org/r/1612250918-19610-1-git-send-email-shradha.t@samsung.com


Signed-off-by: default avatarShradha Todi <shradha.t@samsung.com>
Signed-off-by: default avatarLorenzo Pieralisi <lorenzo.pieralisi@arm.com>
Signed-off-by: default avatarBjorn Helgaas <bhelgaas@google.com>
Reviewed-by: default avatarPankaj Dubey <pankaj.dubey@samsung.com>
Reviewed-by: default avatarRob Herring <robh@kernel.org>
parent 3856e1c5

drivers/pci/controller/dwc/pcie-designware.c

+5 −0
Original line number Diff line number Diff line
@@ -333,11 +333,16 @@ static void __dw_pcie_prog_outbound_atu(struct dw_pcie *pci, u8 func_no, 
			   upper_32_bits(cpu_addr));

	dw_pcie_writel_dbi(pci, PCIE_ATU_LIMIT,

			   lower_32_bits(cpu_addr + size - 1));

	if (pci->version >= 0x460A)

		dw_pcie_writel_dbi(pci, PCIE_ATU_UPPER_LIMIT,

				   upper_32_bits(cpu_addr + size - 1));

	dw_pcie_writel_dbi(pci, PCIE_ATU_LOWER_TARGET,

			   lower_32_bits(pci_addr));

	dw_pcie_writel_dbi(pci, PCIE_ATU_UPPER_TARGET,

			   upper_32_bits(pci_addr));

	val = type | PCIE_ATU_FUNC_NUM(func_no);

	val = ((upper_32_bits(size - 1)) && (pci->version >= 0x460A)) ?

		val | PCIE_ATU_INCREASE_REGION_SIZE : val;

	if (pci->version == 0x490A)

		val = dw_pcie_enable_ecrc(val);

	dw_pcie_writel_dbi(pci, PCIE_ATU_CR1, val);

drivers/pci/controller/dwc/pcie-designware.h

+1 −0
Original line number Diff line number Diff line
@@ -100,6 +100,7 @@ 
#define PCIE_ATU_DEV(x)			FIELD_PREP(GENMASK(23, 19), x)

#define PCIE_ATU_FUNC(x)		FIELD_PREP(GENMASK(18, 16), x)

#define PCIE_ATU_UPPER_TARGET		0x91C

#define PCIE_ATU_UPPER_LIMIT		0x924



#define PCIE_MISC_CONTROL_1_OFF		0x8BC

#define PCIE_DBI_RO_WR_EN		BIT(0)