Commit 5958a6fa authored by Parav Pandit's avatar Parav Pandit Committed by Saeed Mahameed
Browse files

net/mlx5: Reorganize current and maximal capabilities to be per-type 



In the current code, the current and maximal capabilities are
maintained in separate arrays which are both per type. In order to
allow the creation of such a basic structure as a dynamically
allocated array, we move curr and max fields to a unified
structure so that specific capabilities can be allocated as one unit.

Signed-off-by: default avatarParav Pandit <parav@nvidia.com>
Reviewed-by: default avatarLeon Romanovsky <leonro@nvidia.com>
Reviewed-by: default avatarShay Drory <shayd@nvidia.com>
Signed-off-by: default avatarSaeed Mahameed <saeedm@nvidia.com>
parent 4445abbd

drivers/net/ethernet/mellanox/mlx5/core/fs_core.c

+1 −1
Original line number Diff line number Diff line
@@ -2343,7 +2343,7 @@ static int create_leaf_prios(struct mlx5_flow_namespace *ns, int prio, 


#define FLOW_TABLE_BIT_SZ 1

#define GET_FLOW_TABLE_CAP(dev, offset) \

	((be32_to_cpu(*((__be32 *)(dev->caps.hca_cur[MLX5_CAP_FLOW_TABLE]) +	\

	((be32_to_cpu(*((__be32 *)(dev->caps.hca[MLX5_CAP_FLOW_TABLE].cur) +	\

			offset / 32)) >>					\

	  (32 - FLOW_TABLE_BIT_SZ - (offset & 0x1f))) & FLOW_TABLE_BIT_SZ)

static bool has_required_caps(struct mlx5_core_dev *dev, struct node_caps *caps)

drivers/net/ethernet/mellanox/mlx5/core/main.c

+5 −5
Original line number Diff line number Diff line
@@ -389,11 +389,11 @@ static int mlx5_core_get_caps_mode(struct mlx5_core_dev *dev, 


	switch (cap_mode) {

	case HCA_CAP_OPMOD_GET_MAX:

		memcpy(dev->caps.hca_max[cap_type], hca_caps,

		memcpy(dev->caps.hca[cap_type].max, hca_caps,

		       MLX5_UN_SZ_BYTES(hca_cap_union));

		break;

	case HCA_CAP_OPMOD_GET_CUR:

		memcpy(dev->caps.hca_cur[cap_type], hca_caps,

		memcpy(dev->caps.hca[cap_type].cur, hca_caps,

		       MLX5_UN_SZ_BYTES(hca_cap_union));

		break;

	default:
@@ -469,7 +469,7 @@ static int handle_hca_cap_odp(struct mlx5_core_dev *dev, void *set_ctx) 
		return err;



	set_hca_cap = MLX5_ADDR_OF(set_hca_cap_in, set_ctx, capability);

	memcpy(set_hca_cap, dev->caps.hca_cur[MLX5_CAP_ODP],

	memcpy(set_hca_cap, dev->caps.hca[MLX5_CAP_ODP].cur,

	       MLX5_ST_SZ_BYTES(odp_cap));



#define ODP_CAP_SET_MAX(dev, field)                                            \
@@ -514,7 +514,7 @@ static int handle_hca_cap(struct mlx5_core_dev *dev, void *set_ctx) 


	set_hca_cap = MLX5_ADDR_OF(set_hca_cap_in, set_ctx,

				   capability);

	memcpy(set_hca_cap, dev->caps.hca_cur[MLX5_CAP_GENERAL],

	memcpy(set_hca_cap, dev->caps.hca[MLX5_CAP_GENERAL].cur,

	       MLX5_ST_SZ_BYTES(cmd_hca_cap));



	mlx5_core_dbg(dev, "Current Pkey table size %d Setting new size %d\n",
@@ -596,7 +596,7 @@ static int handle_hca_cap_roce(struct mlx5_core_dev *dev, void *set_ctx) 
		return 0;



	set_hca_cap = MLX5_ADDR_OF(set_hca_cap_in, set_ctx, capability);

	memcpy(set_hca_cap, dev->caps.hca_cur[MLX5_CAP_ROCE],

	memcpy(set_hca_cap, dev->caps.hca[MLX5_CAP_ROCE].cur,

	       MLX5_ST_SZ_BYTES(roce_cap));

	MLX5_SET(roce_cap, set_hca_cap, sw_r_roce_src_udp_port, 1);

include/linux/mlx5/device.h

+33 −33
Original line number Diff line number Diff line
@@ -1213,55 +1213,55 @@ enum mlx5_qcam_feature_groups { 


/* GET Dev Caps macros */

#define MLX5_CAP_GEN(mdev, cap) \

	MLX5_GET(cmd_hca_cap, mdev->caps.hca_cur[MLX5_CAP_GENERAL], cap)

	MLX5_GET(cmd_hca_cap, mdev->caps.hca[MLX5_CAP_GENERAL].cur, cap)



#define MLX5_CAP_GEN_64(mdev, cap) \

	MLX5_GET64(cmd_hca_cap, mdev->caps.hca_cur[MLX5_CAP_GENERAL], cap)

	MLX5_GET64(cmd_hca_cap, mdev->caps.hca[MLX5_CAP_GENERAL].cur, cap)



#define MLX5_CAP_GEN_MAX(mdev, cap) \

	MLX5_GET(cmd_hca_cap, mdev->caps.hca_max[MLX5_CAP_GENERAL], cap)

	MLX5_GET(cmd_hca_cap, mdev->caps.hca[MLX5_CAP_GENERAL].max, cap)



#define MLX5_CAP_GEN_2(mdev, cap) \

	MLX5_GET(cmd_hca_cap_2, mdev->caps.hca_cur[MLX5_CAP_GENERAL_2], cap)

	MLX5_GET(cmd_hca_cap_2, mdev->caps.hca[MLX5_CAP_GENERAL_2].cur, cap)



#define MLX5_CAP_GEN_2_64(mdev, cap) \

	MLX5_GET64(cmd_hca_cap_2, mdev->caps.hca_cur[MLX5_CAP_GENERAL_2], cap)

	MLX5_GET64(cmd_hca_cap_2, mdev->caps.hca[MLX5_CAP_GENERAL_2].cur, cap)



#define MLX5_CAP_GEN_2_MAX(mdev, cap) \

	MLX5_GET(cmd_hca_cap_2, mdev->caps.hca_max[MLX5_CAP_GENERAL_2], cap)

	MLX5_GET(cmd_hca_cap_2, mdev->caps.hca[MLX5_CAP_GENERAL_2].max, cap)



#define MLX5_CAP_ETH(mdev, cap) \

	MLX5_GET(per_protocol_networking_offload_caps,\

		 mdev->caps.hca_cur[MLX5_CAP_ETHERNET_OFFLOADS], cap)

		 mdev->caps.hca[MLX5_CAP_ETHERNET_OFFLOADS].cur, cap)



#define MLX5_CAP_ETH_MAX(mdev, cap) \

	MLX5_GET(per_protocol_networking_offload_caps,\

		 mdev->caps.hca_max[MLX5_CAP_ETHERNET_OFFLOADS], cap)

		 mdev->caps.hca[MLX5_CAP_ETHERNET_OFFLOADS].max, cap)



#define MLX5_CAP_IPOIB_ENHANCED(mdev, cap) \

	MLX5_GET(per_protocol_networking_offload_caps,\

		 mdev->caps.hca_cur[MLX5_CAP_IPOIB_ENHANCED_OFFLOADS], cap)

		 mdev->caps.hca[MLX5_CAP_IPOIB_ENHANCED_OFFLOADS].cur, cap)



#define MLX5_CAP_ROCE(mdev, cap) \

	MLX5_GET(roce_cap, mdev->caps.hca_cur[MLX5_CAP_ROCE], cap)

	MLX5_GET(roce_cap, mdev->caps.hca[MLX5_CAP_ROCE].cur, cap)



#define MLX5_CAP_ROCE_MAX(mdev, cap) \

	MLX5_GET(roce_cap, mdev->caps.hca_max[MLX5_CAP_ROCE], cap)

	MLX5_GET(roce_cap, mdev->caps.hca[MLX5_CAP_ROCE].max, cap)



#define MLX5_CAP_ATOMIC(mdev, cap) \

	MLX5_GET(atomic_caps, mdev->caps.hca_cur[MLX5_CAP_ATOMIC], cap)

	MLX5_GET(atomic_caps, mdev->caps.hca[MLX5_CAP_ATOMIC].cur, cap)



#define MLX5_CAP_ATOMIC_MAX(mdev, cap) \

	MLX5_GET(atomic_caps, mdev->caps.hca_max[MLX5_CAP_ATOMIC], cap)

	MLX5_GET(atomic_caps, mdev->caps.hca[MLX5_CAP_ATOMIC].max, cap)



#define MLX5_CAP_FLOWTABLE(mdev, cap) \

	MLX5_GET(flow_table_nic_cap, mdev->caps.hca_cur[MLX5_CAP_FLOW_TABLE], cap)

	MLX5_GET(flow_table_nic_cap, mdev->caps.hca[MLX5_CAP_FLOW_TABLE].cur, cap)



#define MLX5_CAP64_FLOWTABLE(mdev, cap) \

	MLX5_GET64(flow_table_nic_cap, (mdev)->caps.hca_cur[MLX5_CAP_FLOW_TABLE], cap)

	MLX5_GET64(flow_table_nic_cap, (mdev)->caps.hca[MLX5_CAP_FLOW_TABLE].cur, cap)



#define MLX5_CAP_FLOWTABLE_MAX(mdev, cap) \

	MLX5_GET(flow_table_nic_cap, mdev->caps.hca_max[MLX5_CAP_FLOW_TABLE], cap)

	MLX5_GET(flow_table_nic_cap, mdev->caps.hca[MLX5_CAP_FLOW_TABLE].max, cap)



#define MLX5_CAP_FLOWTABLE_NIC_RX(mdev, cap) \

	MLX5_CAP_FLOWTABLE(mdev, flow_table_properties_nic_receive.cap)
@@ -1301,11 +1301,11 @@ enum mlx5_qcam_feature_groups { 


#define MLX5_CAP_ESW_FLOWTABLE(mdev, cap) \

	MLX5_GET(flow_table_eswitch_cap, \

		 mdev->caps.hca_cur[MLX5_CAP_ESWITCH_FLOW_TABLE], cap)

		 mdev->caps.hca[MLX5_CAP_ESWITCH_FLOW_TABLE].cur, cap)



#define MLX5_CAP_ESW_FLOWTABLE_MAX(mdev, cap) \

	MLX5_GET(flow_table_eswitch_cap, \

		 mdev->caps.hca_max[MLX5_CAP_ESWITCH_FLOW_TABLE], cap)

		 mdev->caps.hca[MLX5_CAP_ESWITCH_FLOW_TABLE].max, cap)



#define MLX5_CAP_ESW_FLOWTABLE_FDB(mdev, cap) \

	MLX5_CAP_ESW_FLOWTABLE(mdev, flow_table_properties_nic_esw_fdb.cap)
@@ -1327,31 +1327,31 @@ enum mlx5_qcam_feature_groups { 


#define MLX5_CAP_ESW(mdev, cap) \

	MLX5_GET(e_switch_cap, \

		 mdev->caps.hca_cur[MLX5_CAP_ESWITCH], cap)

		 mdev->caps.hca[MLX5_CAP_ESWITCH].cur, cap)



#define MLX5_CAP64_ESW_FLOWTABLE(mdev, cap) \

	MLX5_GET64(flow_table_eswitch_cap, \

		(mdev)->caps.hca_cur[MLX5_CAP_ESWITCH_FLOW_TABLE], cap)

		(mdev)->caps.hca[MLX5_CAP_ESWITCH_FLOW_TABLE].cur, cap)



#define MLX5_CAP_ESW_MAX(mdev, cap) \

	MLX5_GET(e_switch_cap, \

		 mdev->caps.hca_max[MLX5_CAP_ESWITCH], cap)

		 mdev->caps.hca[MLX5_CAP_ESWITCH].max, cap)



#define MLX5_CAP_ODP(mdev, cap)\

	MLX5_GET(odp_cap, mdev->caps.hca_cur[MLX5_CAP_ODP], cap)

	MLX5_GET(odp_cap, mdev->caps.hca[MLX5_CAP_ODP].cur, cap)



#define MLX5_CAP_ODP_MAX(mdev, cap)\

	MLX5_GET(odp_cap, mdev->caps.hca_max[MLX5_CAP_ODP], cap)

	MLX5_GET(odp_cap, mdev->caps.hca[MLX5_CAP_ODP].max, cap)



#define MLX5_CAP_VECTOR_CALC(mdev, cap) \

	MLX5_GET(vector_calc_cap, \

		 mdev->caps.hca_cur[MLX5_CAP_VECTOR_CALC], cap)

		 mdev->caps.hca[MLX5_CAP_VECTOR_CALC].cur, cap)



#define MLX5_CAP_QOS(mdev, cap)\

	MLX5_GET(qos_cap, mdev->caps.hca_cur[MLX5_CAP_QOS], cap)

	MLX5_GET(qos_cap, mdev->caps.hca[MLX5_CAP_QOS].cur, cap)



#define MLX5_CAP_DEBUG(mdev, cap)\

	MLX5_GET(debug_cap, mdev->caps.hca_cur[MLX5_CAP_DEBUG], cap)

	MLX5_GET(debug_cap, mdev->caps.hca[MLX5_CAP_DEBUG].cur, cap)



#define MLX5_CAP_PCAM_FEATURE(mdev, fld) \

	MLX5_GET(pcam_reg, (mdev)->caps.pcam, feature_cap_mask.enhanced_features.fld)
@@ -1387,27 +1387,27 @@ enum mlx5_qcam_feature_groups { 
	MLX5_GET64(fpga_cap, (mdev)->caps.fpga, cap)



#define MLX5_CAP_DEV_MEM(mdev, cap)\

	MLX5_GET(device_mem_cap, mdev->caps.hca_cur[MLX5_CAP_DEV_MEM], cap)

	MLX5_GET(device_mem_cap, mdev->caps.hca[MLX5_CAP_DEV_MEM].cur, cap)



#define MLX5_CAP64_DEV_MEM(mdev, cap)\

	MLX5_GET64(device_mem_cap, mdev->caps.hca_cur[MLX5_CAP_DEV_MEM], cap)

	MLX5_GET64(device_mem_cap, mdev->caps.hca[MLX5_CAP_DEV_MEM].cur, cap)



#define MLX5_CAP_TLS(mdev, cap) \

	MLX5_GET(tls_cap, (mdev)->caps.hca_cur[MLX5_CAP_TLS], cap)

	MLX5_GET(tls_cap, (mdev)->caps.hca[MLX5_CAP_TLS].cur, cap)



#define MLX5_CAP_DEV_EVENT(mdev, cap)\

	MLX5_ADDR_OF(device_event_cap, (mdev)->caps.hca_cur[MLX5_CAP_DEV_EVENT], cap)

	MLX5_ADDR_OF(device_event_cap, (mdev)->caps.hca[MLX5_CAP_DEV_EVENT].cur, cap)



#define MLX5_CAP_DEV_VDPA_EMULATION(mdev, cap)\

	MLX5_GET(virtio_emulation_cap, \

		(mdev)->caps.hca_cur[MLX5_CAP_VDPA_EMULATION], cap)

		(mdev)->caps.hca[MLX5_CAP_VDPA_EMULATION].cur, cap)



#define MLX5_CAP64_DEV_VDPA_EMULATION(mdev, cap)\

	MLX5_GET64(virtio_emulation_cap, \

		(mdev)->caps.hca_cur[MLX5_CAP_VDPA_EMULATION], cap)

		(mdev)->caps.hca[MLX5_CAP_VDPA_EMULATION].cur, cap)



#define MLX5_CAP_IPSEC(mdev, cap)\

	MLX5_GET(ipsec_cap, (mdev)->caps.hca_cur[MLX5_CAP_IPSEC], cap)

	MLX5_GET(ipsec_cap, (mdev)->caps.hca[MLX5_CAP_IPSEC].cur, cap)



enum {

	MLX5_CMD_STAT_OK			= 0x0,

include/linux/mlx5/driver.h

+6 −2
Original line number Diff line number Diff line
@@ -729,6 +729,11 @@ struct mlx5_profile { 
	} mr_cache[MAX_MR_CACHE_ENTRIES];

};



struct mlx5_hca_cap {

	u32 cur[MLX5_UN_SZ_DW(hca_cap_union)];

	u32 max[MLX5_UN_SZ_DW(hca_cap_union)];

};



struct mlx5_core_dev {

	struct device *device;

	enum mlx5_coredev_type coredev_type;
@@ -740,8 +745,7 @@ struct mlx5_core_dev { 
	char			board_id[MLX5_BOARD_ID_LEN];

	struct mlx5_cmd		cmd;

	struct {

		u32 hca_cur[MLX5_CAP_NUM][MLX5_UN_SZ_DW(hca_cap_union)];

		u32 hca_max[MLX5_CAP_NUM][MLX5_UN_SZ_DW(hca_cap_union)];

		struct mlx5_hca_cap hca[MLX5_CAP_NUM];

		u32 pcam[MLX5_ST_SZ_DW(pcam_reg)];

		u32 mcam[MLX5_MCAM_REGS_NUM][MLX5_ST_SZ_DW(mcam_reg)];

		u32 fpga[MLX5_ST_SZ_DW(fpga_cap)];