Unverified Commit 5483ef03 authored by Kunihiko Hayashi's avatar Kunihiko Hayashi Committed by Mark Brown
Browse files

spi: Convert UniPhier SPI controller to json-schema

parent 4dd227a5
Loading
Loading
Loading
Loading
+57 −0
Original line number Diff line number Diff line
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/spi/socionext,uniphier-spi.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Socionext UniPhier SPI controller

description: |
  UniPhier SoCs have SCSSI which supports SPI single channel.

maintainers:
  - Kunihiko Hayashi <hayashi.kunihiko@socionext.com>
  - Keiji Hayashibara <hayashibara.keiji@socionext.com>

allOf:
  - $ref: spi-controller.yaml#

properties:
  "#address-cells": true
  "#size-cells": true

  compatible:
    const: socionext,uniphier-scssi

  reg:
    maxItems: 1

  interrupts:
    maxItems: 1

  clocks:
    maxItems: 1

  resets:
    maxItems: 1

required:
  - compatible
  - reg
  - interrupts
  - clocks
  - resets
  - "#address-cells"
  - "#size-cells"

examples:
  - |
    spi0: spi@54006000 {
        compatible = "socionext,uniphier-scssi";
        reg = <0x54006000 0x100>;
        #address-cells = <1>;
        #size-cells = <0>;
        interrupts = <0 39 4>;
        clocks = <&peri_clk 11>;
        resets = <&peri_rst 11>;
    };
+0 −28
Original line number Diff line number Diff line
Socionext UniPhier SPI controller driver

UniPhier SoCs have SCSSI which supports SPI single channel.

Required properties:
 - compatible: should be "socionext,uniphier-scssi"
 - reg: address and length of the spi master registers
 - #address-cells: must be <1>, see spi-bus.txt
 - #size-cells: must be <0>, see spi-bus.txt
 - interrupts: a single interrupt specifier
 - pinctrl-names: should be "default"
 - pinctrl-0: pin control state for the default mode
 - clocks: a phandle to the clock for the device
 - resets: a phandle to the reset control for the device

Example:

spi0: spi@54006000 {
	compatible = "socionext,uniphier-scssi";
	reg = <0x54006000 0x100>;
	#address-cells = <1>;
	#size-cells = <0>;
	interrupts = <0 39 4>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_spi0>;
	clocks = <&peri_clk 11>;
	resets = <&peri_rst 11>;
};