Commit 4fb13790 authored by Suzuki K Poulose's avatar Suzuki K Poulose Committed by Mathieu Poirier
Browse files

dts: bindings: Document device tree bindings for Arm TRBE 



Document the device tree bindings for Trace Buffer Extension (TRBE).

Cc: Anshuman Khandual <anshuman.khandual@arm.com>
Cc: Mathieu Poirier <mathieu.poirier@linaro.org>
Cc: Rob Herring <robh@kernel.org>
Cc: devicetree@vger.kernel.org
Reviewed-by: default avatarRob Herring <robh@kernel.org>
Signed-off-by: default avatarSuzuki K Poulose <suzuki.poulose@arm.com>
Link: https://lore.kernel.org/r/20210405164307.1720226-21-suzuki.poulose@arm.com


Signed-off-by: default avatarMathieu Poirier <mathieu.poirier@linaro.org>
parent 4af43218

Documentation/devicetree/bindings/arm/trbe.yaml

0 → 100644
+49 −0
Original line number Diff line number Diff line 
# SPDX-License-Identifier: GPL-2.0-only or BSD-2-Clause

# Copyright 2021, Arm Ltd

%YAML 1.2

---

$id: "http://devicetree.org/schemas/arm/trbe.yaml#"

$schema: "http://devicetree.org/meta-schemas/core.yaml#"



title: ARM Trace Buffer Extensions



maintainers:

  - Anshuman Khandual <anshuman.khandual@arm.com>



description: |

  Arm Trace Buffer Extension (TRBE) is a per CPU component

  for storing trace generated on the CPU to memory. It is

  accessed via CPU system registers. The software can verify

  if it is permitted to use the component by checking the

  TRBIDR register.



properties:

  $nodename:

    const: "trbe"

  compatible:

    items:

      - const: arm,trace-buffer-extension



  interrupts:

    description: |

       Exactly 1 PPI must be listed. For heterogeneous systems where

       TRBE is only supported on a subset of the CPUs, please consult

       the arm,gic-v3 binding for details on describing a PPI partition.

    maxItems: 1



required:

  - compatible

  - interrupts



additionalProperties: false



examples:



  - |

   #include <dt-bindings/interrupt-controller/arm-gic.h>



   trbe {

     compatible = "arm,trace-buffer-extension";

     interrupts = <GIC_PPI 15 IRQ_TYPE_LEVEL_HIGH>;

   };

...

MAINTAINERS

+1 −0
Original line number Diff line number Diff line
@@ -1762,6 +1762,7 @@ F: Documentation/devicetree/bindings/arm/coresight-cpu-debug.txt 
F:	Documentation/devicetree/bindings/arm/coresight-cti.yaml

F:	Documentation/devicetree/bindings/arm/coresight.txt

F:	Documentation/devicetree/bindings/arm/ete.yaml

F:	Documentation/devicetree/bindings/arm/trbe.yaml

F:	Documentation/trace/coresight/*

F:	drivers/hwtracing/coresight/*

F:	include/dt-bindings/arm/coresight-cti-dt.h