Commit 4eec5d77 authored by Julien Panis's avatar Julien Panis Committed by Nishanth Menon
Browse files

arm64: dts: ti: k3-am62: Add watchdog nodes



Add nodes for watchdogs :
- 5 in main domain
- 1 in MCU domain
- 1 in wakeup domain

Signed-off-by: default avatarJulien Panis <jpanis@baylibre.com>
Reviewed-by: default avatarBryan Brattlof <bb@ti.com>
Link: https://lore.kernel.org/r/20230320165123.80561-3-nm@ti.com


Signed-off-by: default avatarNishanth Menon <nm@ti.com>
parent 0c51ceee
Loading
Loading
Loading
Loading
+45 −0
Original line number Diff line number Diff line
@@ -758,6 +758,51 @@
		status = "disabled";
	};

	main_rti0: watchdog@e000000 {
		compatible = "ti,j7-rti-wdt";
		reg = <0x00 0x0e000000 0x00 0x100>;
		clocks = <&k3_clks 125 0>;
		power-domains = <&k3_pds 125 TI_SCI_PD_EXCLUSIVE>;
		assigned-clocks = <&k3_clks 125 0>;
		assigned-clock-parents = <&k3_clks 125 2>;
	};

	main_rti1: watchdog@e010000 {
		compatible = "ti,j7-rti-wdt";
		reg = <0x00 0x0e010000 0x00 0x100>;
		clocks = <&k3_clks 126 0>;
		power-domains = <&k3_pds 126 TI_SCI_PD_EXCLUSIVE>;
		assigned-clocks = <&k3_clks 126 0>;
		assigned-clock-parents = <&k3_clks 126 2>;
	};

	main_rti2: watchdog@e020000 {
		compatible = "ti,j7-rti-wdt";
		reg = <0x00 0x0e020000 0x00 0x100>;
		clocks = <&k3_clks 127 0>;
		power-domains = <&k3_pds 127 TI_SCI_PD_EXCLUSIVE>;
		assigned-clocks = <&k3_clks 127 0>;
		assigned-clock-parents = <&k3_clks 127 2>;
	};

	main_rti3: watchdog@e030000 {
		compatible = "ti,j7-rti-wdt";
		reg = <0x00 0x0e030000 0x00 0x100>;
		clocks = <&k3_clks 128 0>;
		power-domains = <&k3_pds 128 TI_SCI_PD_EXCLUSIVE>;
		assigned-clocks = <&k3_clks 128 0>;
		assigned-clock-parents = <&k3_clks 128 2>;
	};

	main_rti15: watchdog@e0f0000 {
		compatible = "ti,j7-rti-wdt";
		reg = <0x00 0x0e0f0000 0x00 0x100>;
		clocks = <&k3_clks 130 0>;
		power-domains = <&k3_pds 130 TI_SCI_PD_EXCLUSIVE>;
		assigned-clocks = <&k3_clks 130 0>;
		assigned-clock-parents = <&k3_clks 130 2>;
	};

	epwm0: pwm@23000000 {
		compatible = "ti,am64-epwm", "ti,am3352-ehrpwm";
		#pwm-cells = <3>;
+11 −0
Original line number Diff line number Diff line
@@ -130,4 +130,15 @@
		clocks = <&k3_clks 79 0>;
		clock-names = "gpio";
	};

	mcu_rti0: watchdog@4880000 {
		compatible = "ti,j7-rti-wdt";
		reg = <0x00 0x04880000 0x00 0x100>;
		clocks = <&k3_clks 131 0>;
		power-domains = <&k3_pds 131 TI_SCI_PD_EXCLUSIVE>;
		assigned-clocks = <&k3_clks 131 0>;
		assigned-clock-parents = <&k3_clks 131 2>;
		/* Tightly coupled to M4F */
		status = "reserved";
	};
};
+11 −0
Original line number Diff line number Diff line
@@ -50,4 +50,15 @@
		power-domains = <&k3_pds 117 TI_SCI_PD_EXCLUSIVE>;
		wakeup-source;
	};

	wkup_rti0: watchdog@2b000000 {
		compatible = "ti,j7-rti-wdt";
		reg = <0x00 0x2b000000 0x00 0x100>;
		clocks = <&k3_clks 132 0>;
		power-domains = <&k3_pds 132 TI_SCI_PD_EXCLUSIVE>;
		assigned-clocks = <&k3_clks 132 0>;
		assigned-clock-parents = <&k3_clks 132 2>;
		/* Used by DM firmware */
		status = "reserved";
	};
};