Commit 47aab533 authored by Bjorn Helgaas's avatar Bjorn Helgaas Committed by Rob Herring
Browse files

dt-bindings: Fix typos



Fix typos in Documentation/devicetree/bindings.  The changes are in
descriptions or comments where they shouldn't affect functionality.

Signed-off-by: default avatarBjorn Helgaas <bhelgaas@google.com>
Link: https://lore.kernel.org/r/20230814212822.193684-3-helgaas@kernel.org


Signed-off-by: default avatarRob Herring <robh@kernel.org>
parent de259b7b
Loading
Loading
Loading
Loading
+2 −2
Original line number Diff line number Diff line
@@ -1222,9 +1222,9 @@ properties:
      - description:
          Freescale Vybrid Platform Device Tree Bindings

          For the Vybrid SoC familiy all variants with DDR controller are supported,
          For the Vybrid SoC family all variants with DDR controller are supported,
          which is the VF5xx and VF6xx series. Out of historical reasons, in most
          places the kernel uses vf610 to refer to the whole familiy.
          places the kernel uses vf610 to refer to the whole family.
          The compatible string "fsl,vf610m4" is used for the secondary Cortex-M4
          core support.
        items:
+4 −4
Original line number Diff line number Diff line
@@ -21,13 +21,13 @@ The Device Tree node representing this System Controller 0 provides a
number of clocks:

 - a set of core clocks
 - a set of gatable clocks
 - a set of gateable clocks

Those clocks can be referenced by other Device Tree nodes using two
cells:
 - The first cell must be 0 or 1. 0 for the core clocks and 1 for the
   gatable clocks.
 - The second cell identifies the particular core clock or gatable
   gateable clocks.
 - The second cell identifies the particular core clock or gateable
   clocks.

The following clocks are available:
@@ -38,7 +38,7 @@ The following clocks are available:
   - 0 3	Core
   - 0 4	NAND core
   - 0 5	SDIO core
 - Gatable clocks
 - Gateable clocks
   - 1 0	Audio
   - 1 1	Comm Unit
   - 1 2	NAND
+1 −1
Original line number Diff line number Diff line
@@ -16,7 +16,7 @@ The available clocks are defined in dt-bindings/clock/mt*-clk.h.

The mipi0a controller also uses the common power domain from
Documentation/devicetree/bindings/soc/mediatek/scpsys.txt
The available power doamins are defined in dt-bindings/power/mt*-power.h.
The available power domains are defined in dt-bindings/power/mt*-power.h.

Example:

+1 −1
Original line number Diff line number Diff line
@@ -15,7 +15,7 @@ The available clocks are defined in dt-bindings/clock/mt*-clk.h.

The vcodecsys controller also uses the common power domain from
Documentation/devicetree/bindings/soc/mediatek/scpsys.txt
The available power doamins are defined in dt-bindings/power/mt*-power.h.
The available power domains are defined in dt-bindings/power/mt*-power.h.

Example:

+2 −2
Original line number Diff line number Diff line
@@ -541,13 +541,13 @@ properties:
          - const: msi,primo81
          - const: allwinner,sun6i-a31s

      - description: Emlid Neutis N5 Developper Board
      - description: Emlid Neutis N5 Developer Board
        items:
          - const: emlid,neutis-n5-devboard
          - const: emlid,neutis-n5
          - const: allwinner,sun50i-h5

      - description: Emlid Neutis N5H3 Developper Board
      - description: Emlid Neutis N5H3 Developer Board
        items:
          - const: emlid,neutis-n5h3-devboard
          - const: emlid,neutis-n5h3
Loading