Commit 3a7f73e3 authored by Krzysztof Kozlowski's avatar Krzysztof Kozlowski Committed by Greg Kroah-Hartman
Browse files

dt-bindings: serial: cdsn,uart: add power-domains



Few Xilinx DTS have power domains in serial node:

  zynqmp-zc1232-revA.dtb: serial@ff000000: Unevaluated properties are not allowed ('power-domains' was unexpected)

Signed-off-by: default avatarKrzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Reviewed-by: default avatarMichal Simek <michal.simek@amd.com>
Acked-by: default avatarRob Herring <robh@kernel.org>
Link: https://lore.kernel.org/r/20230124091916.45054-3-krzysztof.kozlowski@linaro.org


Signed-off-by: default avatarGreg Kroah-Hartman <gregkh@linuxfoundation.org>
parent bd99d125
Loading
Loading
Loading
Loading
+14 −3
Original line number Diff line number Diff line
@@ -9,9 +9,6 @@ title: Cadence UART Controller
maintainers:
  - Michal Simek <michal.simek@xilinx.com>

allOf:
  - $ref: serial.yaml#

properties:
  compatible:
    oneOf:
@@ -46,6 +43,9 @@ properties:
      port does not use this pin.
    type: boolean

  power-domains:
    maxItems: 1

required:
  - compatible
  - reg
@@ -53,6 +53,17 @@ required:
  - clocks
  - clock-names

allOf:
  - $ref: serial.yaml#
  - if:
      properties:
        compatible:
          contains:
            const: cdns,uart-r1p8
    then:
      properties:
        power-domains: false

unevaluatedProperties: false

examples: