Commit 2f0e60d5 authored by Aharon Landau's avatar Aharon Landau Committed by Jason Gunthorpe
Browse files

RDMA/mlx5: Fix the flow of a miss in the allocation of a cache ODP MR 

When an ODP MR cache entry is empty and trying to allocate it, increment
the ent->miss counter and call to queue_adjust_cache_locked() to verify
the entry is balanced.

Fixes: aad719dc ("RDMA/mlx5: Allow MRs to be created in the cache synchronously")
Link: https://lore.kernel.org/r/09503e295276dcacc92cb1d8aef1ad0961c99dc1.1644947594.git.leonro@nvidia.com


Signed-off-by: default avatarAharon Landau <aharonl@nvidia.com>
Signed-off-by: default avatarLeon Romanovsky <leonro@nvidia.com>
Signed-off-by: default avatarJason Gunthorpe <jgg@nvidia.com>
parent 185b9826

drivers/infiniband/hw/mlx5/mr.c

+2 −0
Original line number Diff line number Diff line
@@ -577,6 +577,8 @@ struct mlx5_ib_mr *mlx5_mr_cache_alloc(struct mlx5_ib_dev *dev, 
	ent = &cache->ent[entry];

	spin_lock_irq(&ent->lock);

	if (list_empty(&ent->head)) {

		queue_adjust_cache_locked(ent);

		ent->miss++;

		spin_unlock_irq(&ent->lock);

		mr = create_cache_mr(ent);

		if (IS_ERR(mr))