Commit 2e9176b5 authored by Guxin Gao's avatar Guxin Gao Committed by Hongchen Zhang
Browse files

LoongArch: Fix secondary bridge routing errors

LoongArch inclusion
category: bugfix
bugzilla: https://gitee.com/openeuler/kernel/issues/I9SW2E


CVE: NA

------------------------------------------------------------------

Fixed the problem of device interrupt exception on lower
bridge 1 of 3C5000 dual-bridge platform due to extended
IO interrupt routing error.

Fixes: a0636064 ("irqchip/loongson-pch-pic: Update interrupt registration policy")
Signed-off-by: default avatarGuxin Gao <gaojuxin@loongson.cn>
Signed-off-by: default avatarHongchen Zhang <zhanghongchen@loongson.cn>
parent 5a6a4ae9
Loading
Loading
Loading
Loading
+1 −1
Original line number Diff line number Diff line
@@ -268,7 +268,7 @@ static void pch_pic_reset(struct pch_pic *priv)

	for (i = 0; i < PIC_COUNT; i++) {
		/* Write vector ID */
		writeb(priv->ht_vec_base + i, priv->base + PCH_INT_HTVEC(hwirq_to_bit(priv, i)));
		writeb(i, priv->base + PCH_INT_HTVEC(hwirq_to_bit(priv, i)));
		/* Hardcode route to HT0 Lo */
		writeb(1, priv->base + PCH_INT_ROUTE(i));
	}