+52
−0
Loading
Add device tree bindings for the {q,}spi controller on
the Microchip PolarFire SoC.
Signed-off-by:
Conor Dooley <conor.dooley@microchip.com>
Link: https://lore.kernel.org/r/20220117110755.3433142-7-conor.dooley@microchip.com
Signed-off-by:
Mark Brown <broonie@kernel.org>