Commit 22511e66 authored by Matthew Gerlach's avatar Matthew Gerlach Committed by Dinh Nguyen
Browse files

arm64: dts: intel: add device tree for n6000 



Add a device tree for the n6000 instantiation of Agilex
Hard Processor System (HPS).

Signed-off-by: default avatarMatthew Gerlach <matthew.gerlach@linux.intel.com>
Signed-off-by: default avatarDinh Nguyen <dinguyen@kernel.org>
parent af657d7f

arch/arm64/boot/dts/intel/Makefile

+2 −1
Original line number Diff line number Diff line 
# SPDX-License-Identifier: GPL-2.0-only

dtb-$(CONFIG_ARCH_INTEL_SOCFPGA) += socfpga_agilex_socdk.dtb \

dtb-$(CONFIG_ARCH_INTEL_SOCFPGA) += socfpga_agilex_n6000.dtb \

				socfpga_agilex_socdk.dtb \

				socfpga_agilex_socdk_nand.dtb \

				socfpga_n5x_socdk.dtb

dtb-$(CONFIG_ARCH_KEEMBAY) += keembay-evm.dtb

arch/arm64/boot/dts/intel/socfpga_agilex_n6000.dts

0 → 100644
+66 −0
Original line number Diff line number Diff line 
// SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (C) 2021-2022, Intel Corporation

 */

#include "socfpga_agilex.dtsi"



/ {

	model = "SoCFPGA Agilex n6000";

	compatible = "intel,socfpga-agilex-n6000", "intel,socfpga-agilex";



	aliases {

		serial0 = &uart1;

		serial1 = &uart0;

		ethernet0 = &gmac0;

		ethernet1 = &gmac1;

		ethernet2 = &gmac2;

	};



	chosen {

		stdout-path = "serial0:115200n8";

	};



	memory@0 {

		device_type = "memory";

		/* We expect the bootloader to fill in the reg */

		reg = <0 0 0 0>;

	};



	soc {

		bus@80000000 {

			compatible = "simple-bus";

			reg = <0x80000000 0x60000000>,

				<0xf9000000 0x00100000>;

			reg-names = "axi_h2f", "axi_h2f_lw";

			#address-cells = <2>;

			#size-cells = <1>;

			ranges = <0x00000000 0x00000000 0xf9000000 0x00001000>;



			dma-controller@0 {

				compatible = "intel,hps-copy-engine";

				reg = <0x00000000 0x00000000 0x00001000>;

				#dma-cells = <1>;

			};

		};

	};

};



&osc1 {

	clock-frequency = <25000000>;

};



&uart0 {

	status = "okay";

};



&uart1 {

	status = "okay";

};



&watchdog0 {

	status = "okay";

};



&fpga_mgr {

	status = "disabled";

};