Commit 170a0c56 authored by Julia Lawall's avatar Julia Lawall Committed by Krzysztof Kozlowski
Browse files

ARM: s3c: fix typos in comments



Various spelling mistakes in comments.
Detected with the help of Coccinelle.

Signed-off-by: default avatarJulia Lawall <Julia.Lawall@inria.fr>
Link: https://lore.kernel.org/r/20220318103729.157574-31-Julia.Lawall@inria.fr


Signed-off-by: default avatarKrzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
parent a0861079
Loading
Loading
Loading
Loading
+1 −1
Original line number Diff line number Diff line
@@ -259,7 +259,7 @@ static const unsigned int tacc_tab[] = {
/**
 * get_tacc - turn tACC value into cycle time
 * @hclk_tns: The cycle time for HCLK, in 10ths of nanoseconds.
 * @val: The bank timing register value, shifed down.
 * @val: The bank timing register value, shifted down.
 */
static unsigned int get_tacc(unsigned long hclk_tns,
			     unsigned long val)
+1 −1
Original line number Diff line number Diff line
@@ -323,7 +323,7 @@ void s3c_pm_arch_update_uart(void __iomem *regs, struct pm_uart_save *save)

	/* S3C64XX UART blocks only support level interrupts, so ensure that
	 * when we restore unused UART blocks we force the level interrupt
	 * settigs. */
	 * settings. */
	save->ucon |= S3C2410_UCON_TXILEVEL | S3C2410_UCON_RXILEVEL;

	/* We have a constraint on changing the clock type of the UART
+1 −1
Original line number Diff line number Diff line
@@ -146,7 +146,7 @@ static struct map_desc s3c_iodesc[] __initdata __maybe_unused = {
	IODESC_ENT(UART)
};

/* read cpu identificaiton code */
/* read cpu identification code */

static unsigned long s3c24xx_read_idcode_v5(void)
{