Commit 14a12bea authored by Evan Quan's avatar Evan Quan Committed by Alex Deucher
Browse files

drm/amd/powerplay: update the data structure for NV12 SmuMetrics 



Although it does not bring any problem for now, the coming gpu
metrics interface needs to handle them differently based on the
asic type.

Signed-off-by: default avatarEvan Quan <evan.quan@amd.com>
Reviewed-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent f1c37859

drivers/gpu/drm/amd/powerplay/inc/smu11_driver_if_navi10.h

+39 −0
Original line number Diff line number Diff line
@@ -884,6 +884,45 @@ typedef struct { 
  uint32_t     MmHubPadding[8]; // SMU internal use

} SmuMetrics_t;



typedef struct {

  uint16_t CurrClock[PPCLK_COUNT];

  uint16_t AverageGfxclkFrequency;

  uint16_t AverageSocclkFrequency;

  uint16_t AverageUclkFrequency  ;

  uint16_t AverageGfxActivity    ;

  uint16_t AverageUclkActivity   ;

  uint8_t  CurrSocVoltageOffset  ;

  uint8_t  CurrGfxVoltageOffset  ;

  uint8_t  CurrMemVidOffset      ;

  uint8_t  Padding8              ;

  uint16_t AverageSocketPower    ;

  uint16_t TemperatureEdge       ;

  uint16_t TemperatureHotspot    ;

  uint16_t TemperatureMem        ;

  uint16_t TemperatureVrGfx      ;

  uint16_t TemperatureVrMem0     ;

  uint16_t TemperatureVrMem1     ;

  uint16_t TemperatureVrSoc      ;

  uint16_t TemperatureLiquid0    ;

  uint16_t TemperatureLiquid1    ;

  uint16_t TemperaturePlx        ;

  uint16_t Padding16             ;

  uint32_t ThrottlerStatus       ;



  uint8_t  LinkDpmLevel;

  uint8_t  Padding8_2;

  uint16_t CurrFanSpeed;



  uint32_t EnergyAccumulator;

  uint16_t AverageVclkFrequency  ;

  uint16_t AverageDclkFrequency  ;

  uint16_t VcnActivityPercentage ;

  uint16_t padding16_2;



  // Padding - ignore

  uint32_t     MmHubPadding[8]; // SMU internal use

} SmuMetrics_NV12_t;



typedef struct {

  uint16_t MinClock; // This is either DCEFCLK or SOCCLK (in MHz)

  uint16_t MaxClock; // This is either DCEFCLK or SOCCLK (in MHz)

drivers/gpu/drm/amd/powerplay/navi10_ppt.c

+15 −3
Original line number Diff line number Diff line
@@ -456,11 +456,16 @@ static int navi10_tables_init(struct smu_context *smu) 
{

	struct smu_table_context *smu_table = &smu->smu_table;

	struct smu_table *tables = smu_table->tables;

	struct amdgpu_device *adev = smu->adev;



	SMU_TABLE_INIT(tables, SMU_TABLE_PPTABLE, sizeof(PPTable_t),

		       PAGE_SIZE, AMDGPU_GEM_DOMAIN_VRAM);

	SMU_TABLE_INIT(tables, SMU_TABLE_WATERMARKS, sizeof(Watermarks_t),

		       PAGE_SIZE, AMDGPU_GEM_DOMAIN_VRAM);

	if (adev->asic_type == CHIP_NAVI12)

		SMU_TABLE_INIT(tables, SMU_TABLE_SMU_METRICS, sizeof(SmuMetrics_NV12_t),

			       PAGE_SIZE, AMDGPU_GEM_DOMAIN_VRAM);

	else

		SMU_TABLE_INIT(tables, SMU_TABLE_SMU_METRICS, sizeof(SmuMetrics_t),

			       PAGE_SIZE, AMDGPU_GEM_DOMAIN_VRAM);

	SMU_TABLE_INIT(tables, SMU_TABLE_I2C_COMMANDS, sizeof(SwI2cRequest_t),
@@ -473,7 +478,9 @@ static int navi10_tables_init(struct smu_context *smu) 
		       sizeof(DpmActivityMonitorCoeffInt_t), PAGE_SIZE,

		       AMDGPU_GEM_DOMAIN_VRAM);



	smu_table->metrics_table = kzalloc(sizeof(SmuMetrics_t), GFP_KERNEL);

	smu_table->metrics_table = kzalloc(adev->asic_type == CHIP_NAVI12 ?

					   sizeof(SmuMetrics_NV12_t) :

					   sizeof(SmuMetrics_t), GFP_KERNEL);

	if (!smu_table->metrics_table)

		return -ENOMEM;

	smu_table->metrics_time = 0;
@@ -490,6 +497,11 @@ static int navi10_get_smu_metrics_data(struct smu_context *smu, 
				       uint32_t *value)

{

	struct smu_table_context *smu_table= &smu->smu_table;

	/*

	 * This works for NV12 also. As although NV12 uses a different

	 * SmuMetrics structure from other NV1X ASICs, they share the

	 * same offsets for the heading parts(those members used here).

	 */

	SmuMetrics_t *metrics = (SmuMetrics_t *)smu_table->metrics_table;

	int ret = 0;