Commit 0dcec571 authored by Peter Geis's avatar Peter Geis Committed by Heiko Stuebner
Browse files

arm64: dts: rockchip: add rk356x gmac1 node 



Add the gmac1 controller to the rk356x device tree.
This is the controller common to both the rk3568 and rk3566.

Signed-off-by: default avatarPeter Geis <pgwipeout@gmail.com>
Link: https://lore.kernel.org/r/20210728180034.717953-5-pgwipeout@gmail.com


[adjusted sorting a bit]
Signed-off-by: default avatarHeiko Stuebner <heiko@sntech.de>
parent b6c1a590

arch/arm64/boot/dts/rockchip/rk356x.dtsi

+47 −0
Original line number Diff line number Diff line
@@ -344,6 +344,53 @@ 
		status = "disabled";

	};



	gmac1: ethernet@fe010000 {

		compatible = "rockchip,rk3568-gmac", "snps,dwmac-4.20a";

		reg = <0x0 0xfe010000 0x0 0x10000>;

		interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;

		interrupt-names = "macirq", "eth_wake_irq";

		clocks = <&cru SCLK_GMAC1>, <&cru SCLK_GMAC1_RX_TX>,

			 <&cru SCLK_GMAC1_RX_TX>, <&cru CLK_MAC1_REFOUT>,

			 <&cru ACLK_GMAC1>, <&cru PCLK_GMAC1>,

			 <&cru SCLK_GMAC1_RX_TX>, <&cru CLK_GMAC1_PTP_REF>;

		clock-names = "stmmaceth", "mac_clk_rx",

			      "mac_clk_tx", "clk_mac_refout",

			      "aclk_mac", "pclk_mac",

			      "clk_mac_speed", "ptp_ref";

		resets = <&cru SRST_A_GMAC1>;

		reset-names = "stmmaceth";

		rockchip,grf = <&grf>;

		snps,axi-config = <&gmac1_stmmac_axi_setup>;

		snps,mixed-burst;

		snps,mtl-rx-config = <&gmac1_mtl_rx_setup>;

		snps,mtl-tx-config = <&gmac1_mtl_tx_setup>;

		snps,tso;

		status = "disabled";



		mdio1: mdio {

			compatible = "snps,dwmac-mdio";

			#address-cells = <0x1>;

			#size-cells = <0x0>;

		};



		gmac1_stmmac_axi_setup: stmmac-axi-config {

			snps,blen = <0 0 0 0 16 8 4>;

			snps,rd_osr_lmt = <8>;

			snps,wr_osr_lmt = <4>;

		};



		gmac1_mtl_rx_setup: rx-queues-config {

			snps,rx-queues-to-use = <1>;

			queue0 {};

		};



		gmac1_mtl_tx_setup: tx-queues-config {

			snps,tx-queues-to-use = <1>;

			queue0 {};

		};

	};



	qos_gpu: qos@fe128000 {

		compatible = "rockchip,rk3568-qos", "syscon";

		reg = <0x0 0xfe128000 0x0 0x20>;