Commit 095c5ce5 authored by Shubhrajyoti Datta's avatar Shubhrajyoti Datta Committed by Zheng Zengkai
Browse files

tty: serial: uartlite: Disable clocks in case of errors

mainline inclusion
from mainline-v5.15-rc1
commit ed623dff
category: bugfix
bugzilla: 187303, https://gitee.com/openeuler/kernel/issues/I5ZXV2
CVE: NA

Reference: https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git/commit/?id=ed623dffdeebcc0acac7be6af4a301ee7169cd21



-------------------------------

In case the uart registration fails the clocks are left enabled.
Disable the clock in case of errors.

Signed-off-by: default avatarShubhrajyoti Datta <shubhrajyoti.datta@xilinx.com>
Link: https://lore.kernel.org/r/20210713064835.27978-2-shubhrajyoti.datta@xilinx.com


Signed-off-by: default avatarGreg Kroah-Hartman <gregkh@linuxfoundation.org>
Signed-off-by: default avatarCai Xinchen <caixinchen1@huawei.com>
Reviewed-by: default avatarGONG Ruiqi <gongruiqi1@huawei.com>
Reviewed-by: default avatarWang Weiyang <wangweiyang2@huawei.com>
Signed-off-by: default avatarZheng Zengkai <zhengzengkai@huawei.com>
parent 495eade3
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment