Commit 07ba8567 authored by Geert Uytterhoeven's avatar Geert Uytterhoeven
Browse files

Merge tag 'renesas-r8a7742-dt-binding-defs-tag' into clk-renesas-for-v5.8

Renesas RZ/G1H DT Binding Definitions

Clock and Power Domain definitions for the Renesas RZ/G1H (R8A7742) SoC,
shared by driver and DT source files.
parents 64249628 41b2df22
Loading
Loading
Loading
Loading
+42 −0
Original line number Diff line number Diff line
/* SPDX-License-Identifier: GPL-2.0+
 *
 * Copyright (C) 2020 Renesas Electronics Corp.
 */
#ifndef __DT_BINDINGS_CLOCK_R8A7742_CPG_MSSR_H__
#define __DT_BINDINGS_CLOCK_R8A7742_CPG_MSSR_H__

#include <dt-bindings/clock/renesas-cpg-mssr.h>

/* r8a7742 CPG Core Clocks */
#define R8A7742_CLK_Z		0
#define R8A7742_CLK_Z2		1
#define R8A7742_CLK_ZG		2
#define R8A7742_CLK_ZTR		3
#define R8A7742_CLK_ZTRD2	4
#define R8A7742_CLK_ZT		5
#define R8A7742_CLK_ZX		6
#define R8A7742_CLK_ZS		7
#define R8A7742_CLK_HP		8
#define R8A7742_CLK_B		9
#define R8A7742_CLK_LB		10
#define R8A7742_CLK_P		11
#define R8A7742_CLK_CL		12
#define R8A7742_CLK_M2		13
#define R8A7742_CLK_ZB3		14
#define R8A7742_CLK_ZB3D2	15
#define R8A7742_CLK_DDR		16
#define R8A7742_CLK_SDH		17
#define R8A7742_CLK_SD0		18
#define R8A7742_CLK_SD1		19
#define R8A7742_CLK_SD2		20
#define R8A7742_CLK_SD3		21
#define R8A7742_CLK_MMC0	22
#define R8A7742_CLK_MMC1	23
#define R8A7742_CLK_MP		24
#define R8A7742_CLK_QSPI	25
#define R8A7742_CLK_CP		26
#define R8A7742_CLK_RCAN	27
#define R8A7742_CLK_R		28
#define R8A7742_CLK_OSC		29

#endif /* __DT_BINDINGS_CLOCK_R8A7742_CPG_MSSR_H__ */
+29 −0
Original line number Diff line number Diff line
/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright (C) 2020 Renesas Electronics Corp.
 */
#ifndef __DT_BINDINGS_POWER_R8A7742_SYSC_H__
#define __DT_BINDINGS_POWER_R8A7742_SYSC_H__

/*
 * These power domain indices match the numbers of the interrupt bits
 * representing the power areas in the various Interrupt Registers
 * (e.g. SYSCISR, Interrupt Status Register)
 */

#define R8A7742_PD_CA15_CPU0		 0
#define R8A7742_PD_CA15_CPU1		 1
#define R8A7742_PD_CA15_CPU2		 2
#define R8A7742_PD_CA15_CPU3		 3
#define R8A7742_PD_CA7_CPU0		 5
#define R8A7742_PD_CA7_CPU1		 6
#define R8A7742_PD_CA7_CPU2		 7
#define R8A7742_PD_CA7_CPU3		 8
#define R8A7742_PD_CA15_SCU		12
#define R8A7742_PD_RGX			20
#define R8A7742_PD_CA7_SCU		21

/* Always-on power area */
#define R8A7742_PD_ALWAYS_ON		32

#endif /* __DT_BINDINGS_POWER_R8A7742_SYSC_H__ */