Commit 039d3723 authored by James Morse's avatar James Morse Committed by Will Deacon
Browse files

arm64/sysreg: Convert ID_PFR2_EL1 to automatic generation



Convert ID_PFR2_EL1 to be automatically generated as per DDI0487I.a,
no functional changes.

Reviewed-by: default avatarMark Brown <broonie@kernel.org>
Signed-off-by: default avatarJames Morse <james.morse@arm.com>
Link: https://lore.kernel.org/r/20221130171637.718182-32-james.morse@arm.com


Signed-off-by: default avatarWill Deacon <will@kernel.org>
parent 12243080
Loading
Loading
Loading
Loading
+0 −4
Original line number Diff line number Diff line
@@ -165,7 +165,6 @@
#define SYS_MPIDR_EL1			sys_reg(3, 0, 0, 0, 5)
#define SYS_REVIDR_EL1			sys_reg(3, 0, 0, 0, 6)

#define SYS_ID_PFR2_EL1			sys_reg(3, 0, 0, 3, 4)
#define SYS_ID_DFR0_EL1			sys_reg(3, 0, 0, 1, 2)
#define SYS_ID_DFR1_EL1			sys_reg(3, 0, 0, 3, 5)
#define SYS_ID_AFR0_EL1			sys_reg(3, 0, 0, 1, 3)
@@ -694,9 +693,6 @@
#define ID_DFR0_EL1_CopSDbg_SHIFT	4
#define ID_DFR0_EL1_CopDbg_SHIFT	0

#define ID_PFR2_EL1_SSBS_SHIFT		4
#define ID_PFR2_EL1_CSV3_SHIFT		0

#define MVFR0_EL1_FPRound_SHIFT		28
#define MVFR0_EL1_FPShVec_SHIFT		24
#define MVFR0_EL1_FPSqrt_SHIFT		20
+16 −0
Original line number Diff line number Diff line
@@ -606,6 +606,22 @@ Enum 3:0 SpecSEI
EndEnum
EndSysreg

Sysreg ID_PFR2_EL1	3	0	0	3	4
Res0	63:12
Enum	11:8	RAS_frac
	0b0000	NI
	0b0001	RASv1p1
EndEnum
Enum	7:4	SSBS
	0b0000	NI
	0b0001	IMP
EndEnum
Enum	3:0	CSV3
	0b0000	NI
	0b0001	IMP
EndEnum
EndSysreg

Sysreg	ID_AA64PFR0_EL1	3	0	0	4	0
Enum	63:60	CSV3
	0b0000	NI