+54
−41
Loading
We're trying to remove all usage of the ASoc level cache and I/O code and
for a device like this with a pretty sparse register map the rbtree cache
is a better idea anyway.
Signed-off-by:
Mark Brown <broonie@opensource.wolfsonmicro.com>